LAN91C111-NU Standard Microsystems (SMSC), LAN91C111-NU Datasheet - Page 28

LAN91C111-NU

Manufacturer Part Number
LAN91C111-NU
Description
Manufacturer
Standard Microsystems (SMSC)
Datasheet

Specifications of LAN91C111-NU

Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (min)
3.135V
Operating Supply Voltage (max)
3.465V
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
128
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN91C111-NU
Manufacturer:
SMSC
Quantity:
3 000
Part Number:
LAN91C111-NU
Manufacturer:
Standard
Quantity:
12 990
Part Number:
LAN91C111-NU
Manufacturer:
SMSC
Quantity:
560
Part Number:
LAN91C111-NU
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
LAN91C111-NU
Manufacturer:
SMSC
Quantity:
1 000
Part Number:
LAN91C111-NU
Manufacturer:
SMSC
Quantity:
1 000
Part Number:
LAN91C111-NU
Manufacturer:
SMSC
Quantity:
1 000
Part Number:
LAN91C111-NU
Manufacturer:
SMSC
Quantity:
8 000
Part Number:
LAN91C111-NU
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
LAN91C111-NU-E2
Manufacturer:
SMSC
Quantity:
415
Revision 1.91 (06-01-09)
SYMBOL NAME
---
C
D
R
H
* These 5B codes are not used. For decoder, these 5B codes are decoded to 4B 0000. For encoder,
4B 0000 is encoded to 5B 11110, as shown in symbol Data 0.
The 4B5B decoder detects SSD, ESD and codeword errors in the incoming data stream as specified
in IEEE 802.3. These errors are indicated by asserting RX_ER output while the errors are being
transmitted across RXD[3:0], and they are also indicated in the serial port by setting SSD, ESD, and
codeword error bits in the PHY MI serial port Status Output register.
Manchester Decoder - 10 Mbps
In Manchester coded data, the first half of the data bit contains the complement of the data, and the
second half of the data bit contains the true data. The Manchester decoder in the LAN91C111 converts
the Manchester encoded data stream from the TP receiver into NRZ data for the controller interface
by decoding the data and stripping off the SOI pulse. Since the clock and data recovery block has
already separated the clock and data from the TP receiver, the Manchester decoding process to NRZ
data is inherently performed by that block.
3
4
5
6
7
8
9
A
B
E
F
K
T
J
I
Table 7.1 4B/5B Symbol Mapping (continued)
DESCRIPTION
Invalid codes
SSD #1
SSD #2
ESD #1
ESD #2
Data A
Data B
Data C
Data D
Data E
Data 3
Data 4
Data 5
Data 6
Data 7
Data 8
Data 9
Data F
Halt
Idle
DATASHEET
28
All others*
5B CODE
10101
01010
10010
10001
00100
01011
01110
10011
10110
10111
11010
11011
11100
11101
11000
01101
00111
01111
11111
10/100 Non-PCI Ethernet Single Chip MAC + PHY
SMSC LAN91C111 REV C
4B CODE
Undefined
0000*
0100
0101
1000
1001
1010
0000
0101
0101
0000
0000
0011
0110
0111
1011
1100
1101
1110
1111
Datasheet

Related parts for LAN91C111-NU