WJLXT972MLC.A4 Q 911 Intel, WJLXT972MLC.A4 Q 911 Datasheet - Page 77

no-image

WJLXT972MLC.A4 Q 911

Manufacturer Part Number
WJLXT972MLC.A4 Q 911
Description
Manufacturer
Intel
Datasheet

Specifications of WJLXT972MLC.A4 Q 911

Lead Free Status / RoHS Status
Compliant
Datasheet
Document Number: 302875-005
Revision Date: 27-Oct-2005
Table 42. MII Status Register #1 - Address 1, Hex 1
Table 42
1. RO = Read Only
1.15
1.14
1.13
1.12
1.11
1.10
Bit
1.9
1.8
1.7
1.6
1.5
1.4
1.3
1.2
1.1
1.0
LL = Latching Low
LH = Latching High
100BASE-T4
Not Supported
100BASE-X Full-Duplex
100BASE-X Half-Duplex
10 Mbps Full-Duplex
10 Mbps Half-Duplex
100BASE-T2 Full-
Duplex
Not Supported
100BASE-T2 Half-
Duplex
Not Supported
Extended Status
Reserved
MF Preamble
Suppression
Auto-Negotiation
complete
Remote Fault
Auto-Negotiation Ability
Link Status
Jabber Detect
Extended Capability
lists MII status register bits.
Name
Intel
0 = PHY not able to perform 100BASE-T4
1 = PHY able to perform 100BASE-T4
0 = PHY not able to perform full-duplex 100BASE-X
1 = PHY able to perform full-duplex 100BASE-X
0 = PHY not able to perform half-duplex
1 = PHY able to perform half-duplex 100BASE-X
0 = PHY not able to operate at 10 Mbps full-duplex
1 = PHY able to operate at 10 Mbps in full-duplex
0 = PHY not able to operate at 10 Mbps in half-
1 = PHY able to operate at 10 Mbps in half-duplex
0 = PHY not able to perform full-duplex
1 = PHY able to perform full-duplex 100BASE-T2
0 = PHY not able to perform half-duplex
1 = PHY able to perform half-duplex 100BASE-T2
0 = No extended status information in register 15
1 = Extended status information in register 15
Ignore when read.
0 = PHY cannot accept management frames with
1 = PHY accepts management frames with
0 = Auto-negotiation not complete
1 = Auto-negotiation complete
0 = No remote fault condition detected
1 = Remote fault condition detected
0 = PHY is not able to perform auto-negotiation
1 = PHY is able to perform auto-negotiation
0 = Link is down
1 = Link is up
0 = Jabber condition not detected
1 = Jabber condition detected
0 = Basic register capabilities
1 = Extended register capabilities
®
100BASE-X
mode
mode
duplex
mode
100BASE-T2
100BASE-T2
preamble suppressed
preamble suppressed
LXT972M Single-Port 10/100 Mbps PHY Transceiver
Description
RO/LH
RO/LH
Type
RO/LL
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
1
Default
0
1
1
1
1
0
0
0
0
0
0
0
1
0
0
1
77

Related parts for WJLXT972MLC.A4 Q 911