AM79Q02JC AMD (ADVANCED MICRO DEVICES), AM79Q02JC Datasheet - Page 21

no-image

AM79Q02JC

Manufacturer Part Number
AM79Q02JC
Description
Manufacturer
AMD (ADVANCED MICRO DEVICES)
Datasheet

Specifications of AM79Q02JC

Lead Free Status / RoHS Status
Supplier Unconfirmed

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AM79Q02JC
Quantity:
5 510
Part Number:
AM79Q02JC
Manufacturer:
ST
Quantity:
5 510
Master Clock
Auxiliary Output Clocks
Notes:
1. If CFAIL = 1 (Command 23), GX, GR, Z, B1, X, R, and B2 coefficients must not be written or read without first deactivating
2. The first data bit is enabled on the falling edge of CS or on the falling edge of DCLK, whichever occurs last.
3. The PCM clock frequency must be an integer multiple of the frame sync frequency. The maximum allowable PCM clock
4. TSC is delayed from FS by a typical value of N • t
5. t
6. There is a special conflict detection circuitry that will prevent high-power dissipation from occurring when the DXA or DXB
SWITCHING WAVEFORMS
Input and Output Waveforms for AC Tests
Master Clock Timing
No.
No.
all channels or switching them to default coefficients; otherwise, a chip select off time of 25 s is required. If the low power
state (LPM = 1, Command 14) is selected and MCLK is also lost, this minimum chip select off time increases to 75 s.
frequency is 8.192 MHz. The actual PCM clock rate is dependent on the number of channels allocated within a frame. The
minimum clock frequency is 128 kHz in Companded state and 256 kHz in Linear state, PCM Signaling state, or double PCLK
state. The minimum PCM clock rates should be doubled for parts with only one PCM highway in order to allow simultaneous
access to all four channels.
pins of two QSLAC devices are tied together and one QSLAC device starts to transmit before the other has gone into a
High-impedance state.
TSO
37
38
39
40
41
42
43
44
is defined as the time at which the output achieves the Open Circuit state.
Symbol
Symbol
A
t
t
t
t
f
MCR
MCF
MCH
MCL
CHP
f
t
MCY
E1
E1
Master clock accuracy
Rise time of clock
Fall time of clock
MCLK High pulse width
MCLK Low pulse width
Chopper clock frequency
E1 output frequency (CMODE = EE1 = 1)
E1 pulse width (CMODE = EE1 = 1)
0.45
2.4
V
IL
40
V
Parameter
Parameter
IH
41
39
PCY
2.0
0.8
SLAC Products
, where N is the value stored in the time/clock-slot register.
CHP = 0
CHP = 1
37
Points
Test
0.8
2.0
Min
–100
Min
48
48
38
292.57
4.923
31.25
Typ
Typ
256
Max
Max
+100
15
15
19256A-015
19256A-016
Units
Units
ppM
kHz
ns
µs
21

Related parts for AM79Q02JC