AM79Q02JC AMD (ADVANCED MICRO DEVICES), AM79Q02JC Datasheet - Page 29

• Manufacturer Part Number: AM79Q02JC
• Manufacturer: AMD (ADVANCED MICRO DEVICES)

Specifications of AM79Q02JC

• Lead Free Status / RoHS Status: Supplier Unconfirmed

Debounce Filters Operation
Each channel is equipped with two debounce filter
circuits to buffer the logic status of the CD1 and CD2/
CD1B bits of the SLIC I/O Data Register (Commands
20 and 21, 52/53h) before providing filtered bit’s
outputs to the Real-Time Data Register (Commands
16 and 17, 4D/4Fh). One filter is used only for the CD1
bit. The other filter acts upon either the CD1B bit if E1
multiplexing is enabled, or on the CD2 bit if the
multiplexing is not enabled.
The CD1 bit normally contains SLIC loop detect
status. The CD1 debouncing time is programmable
with the Debounce Time Register (Commands 45 and
46, C8/C9h), and even though each channel has its
own filter, the programmed value is common to all four
channels. This debounce filter is initially clocked at the
frame sync rate of 125 s, and any occurrence of
c h a n g i n g d a t a a t t h i s s a m p l e r a t e r e s e t s a
programmable counter. This programmable counter is
clocked at a 1 ms rate, and the programmed count
value of 0 to 15 ms, as defined by the Debounce Time
Register, must be reached before updating the CDA
bit of the Real Time Data register with the CD1 state.
Refer to Figure 11a for this filter’s operation.
The ground-key filter (Figure 11b) provides a buffering
of the signal, normally ground key detect, which
appears in the CDB bit of the Real Time Data Register.
Each channel has its own filter, and each filter’s time
can be individually programmed. The input to the filter
comes from either the CD2 bit of the SLIC I/O Data
Register (Command 20 and 21, 52/53h), when E1
(CD1 Pin Input)
GK Enable
DET Output
from SLIC
CD1 Pin
Input Data
LD Enable
CD1
Register
Operation
CD1B
Register
Operation
E1
Contains
Valid LD
Tracks
DET State
Status
Figure 10. E1 Multiplex Internal Timing
Hold Last State
CD1 Pin
15.625 s
Ignored
State
SLAC Products
31.25 s
Hold Last State
DET State
15.625 s
Contains
Valid GK
Tracks
Status
multiplexing is not enabled, or from the CD1B bit of
that register when E1 multiplexing is enabled. The
feature debounces ground-key signals before passing
them to the Real Time Data Register, although signals
other than ground-key status can be routed to the CD2
pin and then through the registers.
The ground-key debounce filter operates as a duty-
cycle detector and consists of an up/down counter
which can range in value between 0 and 6. This six-
state counter is clocked by the GK timer at the sampling
period of 1–15 ms, as programmed by the value of the
four GK bits (GK3, GK2, GK1, GK0) of the Ground-Key
Filter Data register (Commands 52 and 53, E8/E9h).
This sampling period clocks the counter, which buffers
the CD2/CD1B bit’s status before it is valid for
presenting to the CDB bit of the Real Time Data
Register. When the sampled value of the ground-key (or
CD2) input is high, the counter is incremented by each
clock pulse. When the sampled value is low, the counter
is decremented. Once the counter increments to its
maximum value of 6, it sets a latch whose output is
routed to the corresponding CDB bit. If the counter
decrements to its minimum value of 0, this latch is
cleared and the output bit is set to zero. All other times,
the latch (and the CDB status) remains in its previous
state without change. It therefore takes at least six
consecutive GK clocks with the debounce input
remaining at the same state to effect an output change.
If the GK bit value is set to zero, the buffering is
bypassed and the input status is passed directly to CDB.
4.923 kHz (64 kHz/13) pulse rate
Pulse Period 203.125 s
15.625 s
CD1 Pin
Hold Last State
Ignored
State
Contains
Valid LD
Tracks
DET State
Status
29