USB3320C-EZK-TR Standard Microsystems (SMSC), USB3320C-EZK-TR Datasheet - Page 44

no-image

USB3320C-EZK-TR

Manufacturer Part Number
USB3320C-EZK-TR
Description
Manufacturer
Standard Microsystems (SMSC)
Datasheet

Specifications of USB3320C-EZK-TR

Number Of Transceivers
1
Esd Protection
YeskV
Operating Supply Voltage (typ)
Not RequiredV
Operating Temperature Classification
Industrial
Operating Supply Voltage (max)
Not RequiredV
Operating Supply Voltage (min)
Not RequiredV
Pin Count
32
Mounting
Surface Mount
Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
USB3320C-EZK-TR
Manufacturer:
SMSC
Quantity:
1 484
Part Number:
USB3320C-EZK-TR
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
USB3320C-EZK-TR
0
Company:
Part Number:
USB3320C-EZK-TR
Quantity:
11
Company:
Part Number:
USB3320C-EZK-TR
Quantity:
15 000
Company:
Part Number:
USB3320C-EZK-TR
Quantity:
10 000
Revision 1.0 (07-14-09)
6.1.2
6.2
60MHz ULPI -
Control Out -
Control In -
DATA[7:0]
DATA[7:0]
Data Out -
DIR, NXT
Data In -
CLK
STP
Each time DIR changes, a “turn-around” cycle occurs where neither the Link nor transceiver drive the
data bus for one clock cycle. During the “turn–around“cycle, the state of DATA[7:0] is unknown and
the transceiver will not read the data bus.
Because USB uses a bit-stuffing encoding, some means of allowing the transceiver to throttle the USB
transmit data is needed. The ULPI signal NXT is used to request the next byte to be placed on the
data bus by the Link layer.
The ULPI interface supports the two basic modes of operation: Synchronous Mode and asynchronous
modes that include Low Power Mode, Serial Modes, and Carkit Mode. In Synchronous Mode, all
signals change synchronously with the 60MHz ULPI clock. In asynchronous modes the clock is off and
the ULPI bus is redefined to bring out the signals required for that particular mode of operations. The
description of synchronous Mode is described in the following sections while the descriptions of the
asynchronous modes are described in
ULPI Interface Timing in Synchronous Mode
The control and data timing relationships are given in
the rising clock edge of the 60MHz ULPI Clock.
A command from the Link begins a ULPI transfer from the Link to the USB3320. Before reading a
ULPI register, the Link must wait until DIR is low, and then send a Transmit Command Byte (TXD
CMD) byte. The TXD CMD byte informs the USB3320 of the type of data being sent. The TXD CMD
is followed by a data transfer to or from the USB3320.
CMD) encoding for the USB3320. The upper two bits of the TX CMD instruct the transceiver as to
what type of packet the Link is transmitting. The ULPI registers retain their contents when the
transceiver is in Low Power Mode, Full Speed/Low Speed Serial Mode, or Carkit Mode.
ULPI Register Access
Figure 6.2 ULPI Single Data Rate Timing Diagram in Synchronous Mode
T
T
SD
SC
T
HC
T
HD
DATASHEET
Section
44
6.3,
Section
T
T
DD
Figure 6.2
DC
Table 6.2
Highly Integrated Full Featured Hi-Speed USB 2.0 ULPI Transceiver
6.4, and
and
gives the TXD command byte (TXD
Section
Table
4.3. All timing is relative to
6.5.
T
DC
SMSC USB3320
Datasheet

Related parts for USB3320C-EZK-TR