ISP1161A1BD,118 STEricsson, ISP1161A1BD,118 Datasheet - Page 19

no-image

ISP1161A1BD,118

Manufacturer Part Number
ISP1161A1BD,118
Description
Manufacturer
STEricsson
Datasheet

Specifications of ISP1161A1BD,118

Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Lead Free Status / RoHS Status
Supplier Unconfirmed
ISP1161A1_4
Product data sheet
Fig 18. DMA transfer in burst mode.
RD or WR
D [ 15:0 ]
DREQ
DACK
EOT
N = 1/2 byte count of transfer data, K = number of cycles/burst.
8.6.1 Pin configuration
8.6 Interrupts
data #1
In both figures, the hardware is configured such that DREQ is active HIGH and DACK is
active LOW.
The ISP1161A1 has separate interrupt request pins for the USB HC (INT1) and the
USB DC (INT2).
The interrupt output signals have four configuration modes:
Mode 0
Mode 1
Mode 2
Mode 3
Figure 19
HcHardwareConfiguration register (see
enable the signals.
shows these four interrupt configuration modes. They are programmable via the
data #K
Level trigger, active LOW (default at power-up)
Level trigger, active HIGH
Edge trigger, active LOW
Edge trigger, active HIGH.
data #(K 1)
Rev. 04 — 29 January 2009
data #2K
Section
USB single-chip host and device controller
10.4.1), which is also used to disable or
data #(N K 1)
ISP1161A1
© ST-NXP Wireless 2009. All rights reserved.
data #N
004aaa104
18 of 140

Related parts for ISP1161A1BD,118