ISP1161A1BD,118 STEricsson, ISP1161A1BD,118 Datasheet - Page 21

• Manufacturer Part Number: ISP1161A1BD,118
• Manufacturer: STEricsson

Specifications of ISP1161A1BD,118

• Operating Temperature (max): 85C
• Operating Temperature (min): -40C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Lead Free Status / RoHS Status: Supplier Unconfirmed

ISP1161A1_4
Product data sheet
Fig 20. HC interrupt logic.
HcInterruptEnable
HcInterruptStatus
register
register
RHSC
RHSC
FNO
FNO
MIE
UE
RD
SO
UE
RD
SO
SF
SF
There are two groups of interrupts represented by group 1 and group 2 in
pair of registers control each group.
Group 2 contains six possible interrupt events (recorded in the HcInterruptStatus register).
On occurrence of any of these events, the corresponding bit would be set to logic 1; and if
the corresponding bit in the HcInterruptEnable register is also logic 1, the 6-input OR gate
would output a logic 1. This output is AND-ed with the value of MIE (bit 31 of
HcInterruptEnable). Logic 1 at the AND gate will cause bit OPR in the Hc PInterrupt
register to be set to logic 1.
Group 1 contains six possible interrupt events, one of which is the output of group 2
interrupt sources. The Hc PInterrupt and Hc PInterruptEnable registers work in the same
way as the HcInterruptStatus and HcInterruptEnable registers in the interrupt group 2. The
output from the 6-input OR gate is connected to a latch, which is controlled by
InterruptPinEnable (bit 0 of the HcHardwareConfiguration register).
In the event in which the software wishes to temporarily disable the interrupt output of the
ISP1161A1 Host Controller, the following procedure should be followed:
1. Make sure that bit InterruptPinEnable in the HcHardwareConfiguration register is set
2. Clear all bits in the Hc PInterrupt register.
3. Set bit InterruptPinEnable to logic 0.
to logic 1.
group 2
OR
Rev. 04 — 29 January 2009
INT1
HcµPInterrupt
register
USB single-chip host and device controller
LATCH
OR
LE
HcµPInterruptEnable
HcHardwareConfiguration
register
ISP1161A1
© ST-NXP Wireless 2009. All rights reserved.
InterruptPinEnable
register
Figure
MGT945
20. A
20 of 140