PNX1700EH/G,557 Trident Microsystems, Inc., PNX1700EH/G,557 Datasheet - Page 763

• Manufacturer Part Number: PNX1700EH/G,557
• Manufacturer: Trident Microsystems, Inc.

Specifications of PNX1700EH/G,557

• Lead Free Status / RoHS Status: Supplier Unconfirmed

Philips Semiconductors
Volume 1 of 1
2. Functional Description
PNX17XX_SER_1
Preliminary data sheet
2.1.1 IIC Arbitration and Control Logic
1.1 Features
2.1 General Operations
Generation of clock signals on the I
device. Each master generates its own clock signals when transferring data on the
bus. Bus clock signals from a master can only be altered when they are stretched by
a slow-slave device holding down the clock line or by another master when arbitration
occurs.
The main features of the I
The IIC module supports a master/slave I
register, shift timing generation and slave address recognition. It is compliant with the
I
to 400 kHz SCL) are supported.
In the master transmitter mode, the arbitration logic checks that every transmitted
logic ‘1’ actually appears as a logic 1 on the I
overrules a logic ‘1’ and pulls the SDA line low, arbitration is lost and the IIC module
immediately changes from master transmitter to slave receiver. The IIC module will
continue to output clock pulses (on SCL) until transmission of the current serial byte
is complete. Arbitration may also be lost in the master receiver mode. Loss of
arbitration in this mode can only occur while the IIC module is returning a “not
acknowledge” (logic ‘1’) to the bus. Arbitration is lost when another device on the bus
pulls this signal LOW. Since this can occur only at the end of a serial byte, the IIC
module generates no further clock pulses.
The synchronization logic will synchronize the serial clock generator with the clock
pulses on the SCL line from another device. If two or more master devices generate
clock pulses, the “mark” (high level) duration is determined by the device that
generates the shortest marks, and the “space” (low level) duration is determined by
the device that generates the longest spaces.
2
C Bus Specification. Both the I
•
•
•
•
•
•
Bi-directional data transfer between masters and slaves
Multi-master bus (no central master)
Arbitration between simultaneously transmitting masters without corruption of
serial data on the bus
Serial clock synchronization, which allows communication between devices with
different bit rates
Using serial clock synchronization as a handshake mechanism to suspend and
resume serial transfer
May be used for test and diagnostic purposes.
Rev. 1 — 17 March 2006
2
C bus are as follows:
2
C standard mode (100 kHz SCL) and fast mode (up
2
C bus is always the responsibility of the master
2
C bus interface with an integrated shift
2
C bus. If another device on the bus
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
PNX17xx Series
Chapter 25: I
2
C Interface
25-2