MPC9600AE IDT, Integrated Device Technology Inc, MPC9600AE Datasheet
MPC9600AE
Specifications of MPC9600AE
Available stocks
Related parts for MPC9600AE
MPC9600AE Summary of contents
Page 1
LOW VOLTAGE, 2.5V AND 3.3V LVCMOS PLL CLOCK DRIVER The MPC9600 is a low voltage 2 3.3 V compatible, 1:21 PLL based clock driver and fanout buffer. With output frequencies up to 200 MHz and output skews of ...
Page 2
MPC9600 LOW VOLTAGE, 2.5V AND 3.3V LVCMOS PLL CLOCK DRIVER (Pulldown) CCLK (Pulldown) PCLK PCLK (Pullup) REF_SEL (Pulldown) FB_IN (Pullup) FSELA (Pullup) FSELB (Pullup) FSELC (Pullup) FSEL_FB (Pulldown) OE IDT™ / ICS™ 2.5V AND 3.3V LVCMOS PLL ...
Page 3
MPC9600 LOW VOLTAGE, 2.5V AND 3.3V LVCMOS PLL CLOCK DRIVER Table 1. Pin Configuration – 48 LQFP Pin I/O PCLK, PCLK Input PECL CCLK Input LVCMOS FB_IN Input LVCMOS QAn Output LVCMOS QBn Output LVCMOS QCn Output LVCMOS QFB Output ...
Page 4
MPC9600 LOW VOLTAGE, 2.5V AND 3.3V LVCMOS PLL CLOCK DRIVER Table 2. Function Table (Controls) Control Pin REF_SEL V CCA OE FSELA FSELB FSELC FSEL_FB GND, PLL off and bypassed for static test and diagnosis. CCA Table ...
Page 5
MPC9600 LOW VOLTAGE, 2.5V AND 3.3V LVCMOS PLL CLOCK DRIVER Table 5. DC Characteristics (V CC Symbol Characteristics V Input High Voltage IH V Input Low Voltage IL V Peak-to-Peak Input Voltage (DC) PP (1) V Common Mode Range (DC) ...
Page 6
MPC9600 LOW VOLTAGE, 2.5V AND 3.3V LVCMOS PLL CLOCK DRIVER Table 7. AC Characteristics – 48 LQFP (V Symbol Characteristics f Input Frequency ref f VCO Frequency VCO f Maximum Output Frequency MAX f Reference Input Duty Cycle refDC V ...
Page 7
MPC9600 LOW VOLTAGE, 2.5V AND 3.3V LVCMOS PLL CLOCK DRIVER Programming the MPC9600 The MPC9600 clock driver outputs can be configured into several divider modes. Additionally the external feedback of the device allows for flexibility in establishing various input to ...
Page 8
MPC9600 LOW VOLTAGE, 2.5V AND 3.3V LVCMOS PLL CLOCK DRIVER Table 9. Typical and Maximum Period Jitter Specification Device Configuration All output banks in ÷ ÷ 4 divider configuration ÷ 2 (FSELA = 0 and FESLB = 0 ...
Page 9
MPC9600 LOW VOLTAGE, 2.5V AND 3.3V LVCMOS PLL CLOCK DRIVER Power Supply Filtering The MPC9600 is a mixed analog/digital product. Its analog circuitry is naturally susceptible to random noise, especially if this noise is seen on the power supply pins. ...
Page 10
MPC9600 LOW VOLTAGE, 2.5V AND 3.3V LVCMOS PLL CLOCK DRIVER Due to the statistical nature of I/O jitter a RMS value (1 σ) is specified. I/O jitter numbers for other confidence factors (CF) can be derived from Table 11. Table ...
Page 11
MPC9600 LOW VOLTAGE, 2.5V AND 3.3V LVCMOS PLL CLOCK DRIVER At the load end the voltage will double due to the near unity reflection coefficient will then increment towards the quiescent 3 steps separated ...
Page 12
MPC9600 LOW VOLTAGE, 2.5V AND 3.3V LVCMOS PLL CLOCK DRIVER PCLK V PP PCLK FB_IN t (∅) Figure 14. Propagation Delay (t , status phase offset) Ø Test Reference 100% P ...
Page 13
MPC9600 LOW VOLTAGE, 2.5V AND 3.3V LVCMOS PLL CLOCK DRIVER 4X 0.200 AB T 0.200 AC T BASE METAL N J ...
Page 14
MPC9600 LOW VOLTAGE, 2.5V AND 3.3V LVCMOS PLL CLOCK DRIVER Contact Information: www.IDT.com Sales 800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT © 2008 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT ...