ICS932S421BGLF IDT, Integrated Device Technology Inc, ICS932S421BGLF Datasheet
ICS932S421BGLF
Specifications of ICS932S421BGLF
Available stocks
Related parts for ICS932S421BGLF
ICS932S421BGLF Summary of contents
Page 1
PCIe Gen2 and QPI Clock for Intel-Based Servers Recommended Application: PCIe Gen 2 & QPI compliant CK410B+ clock for Intel-based servers Output Features: • 0.7V current-mode differential CPU pairs • 0.7V current-mode differential SRC pair • ...
Page 2
ICS932S421B PCIe Gen2 and QPI Clock for Intel-Based Servers Pin Description Pin # PIN NAME 1 VDDPCI 2 GNDPCI 3 PCICLK0 4 PCICLK1 5 PCICLK2 6 PCICLK3 7 GNDPCI 8 VDDPCI 9 PCICLK_F0 10 PCICLK_F1 11 PCICLK_F2 12 VDD48 13 ...
Page 3
ICS932S421B PCIe Gen2 and QPI Clock for Intel-Based Servers Pin Description (continued) Pin # PIN NAME 29 SCLK 30 SDATA 31 Vtt_PwrGd#/ IREF 34 GNDA 35 VDDA 36 CPUCLKC3 37 CPUCLKT3 38 VDDCPU 39 CPUCLKC2 40 CPUCLKT2 ...
Page 4
ICS932S421B PCIe Gen2 and QPI Clock for Intel-Based Servers General Description ICS932S421B is a main clock synthesizer for CK410B-generation Intel server platforms. ICS932S421B is driven with a 14.318MHz crystal. It generates CPU outputs up to 400MHz and PCI-Express clocks at ...
Page 5
ICS932S421B PCIe Gen2 and QPI Clock for Intel-Based Servers Single-ended Output Terminations ICS932S421B SEPP Output Buffer (Single Ended Push Pull) SEPP Output Buffer (Single Ended Push Pull) The singled-ended outputs of the ICS 932S421B default to a drive strength of ...
Page 6
ICS932S421B PCIe Gen2 and QPI Clock for Intel-Based Servers Absolute Maximum Rating PARAMETER SYMBOL 3.3V Core Supply Voltage VDD_A 3.3V Logic Input Supply VDD_In Voltage Storage Temperature Ts Ambient Operating Temp Tambient Case Temperature Tcase Input ESD protection HBM ESD ...
Page 7
ICS932S421B PCIe Gen2 and QPI Clock for Intel-Based Servers Electrical Characteristics - CPU 0.7V Current Mode Differential Pair PARAMETER SYMBOL Current Source Output Zo Impedance Voltage High VHigh Voltage Low VLow Max Voltage Vovs Min Voltage Vuds Crossing Voltage (abs) ...
Page 8
ICS932S421B PCIe Gen2 and QPI Clock for Intel-Based Servers Electrical Characteristics - PCICLK/PCICLK_F PARAMETER SYMBOL Long Accuracy ppm Clock period T period Absolute Clock period T pabs Clock period w/spread T periodSS Absolute Clock period T pabsSS w/spread Clock High ...
Page 9
ICS932S421B PCIe Gen2 and QPI Clock for Intel-Based Servers Electrical Characteristics - USB48MHz PARAMETER SYMBOL Long Accuracy ppm Clock period T period Absolute Clock period T pabs Output Impedance R DSP Output High Voltage V OH Clock High Time T ...
Page 10
ICS932S421B PCIe Gen2 and QPI Clock for Intel-Based Servers Electrical Characteristics - REF PARAMETER SYMBOL Long Accuracy ppm Clock period T period Absolute Clock period T pabs Clock High Time T HIGH Clock Low Time T LOW Output High Voltage ...
Page 11
ICS932S421B PCIe Gen2 and QPI Clock for Intel-Based Servers Differential Clock AC Tolerances CPU PPM tolerance 100 Cycle to Cycle Jitter 50 Spread -0.50% Clock Periods - Differential Outputs with Spread Spectrum Disabled 1 Clock Center SSC ON Freq. -c2c ...
Page 12
ICS932S421B PCIe Gen2 and QPI Clock for Intel-Based Servers General SMBus serial interface information for the ICS932S421B How to Write: • Controller (host) sends a start bit. • Controller (host) sends the write address D2 • ICS clock will acknowledge ...
Page 13
ICS932S421B PCIe Gen2 and QPI Clock for Intel-Based Servers SMBus Table: Output Enable Register Byte 0 Pin # NA SRCCLK7 Enable Bit 7 NA SRCCLK6 Enable Bit 6 NA SRCCLK5 Enable Bit 5 26,27 SRCCLK4 Enable Bit 4 23,24 SRCCLK3 ...
Page 14
ICS932S421B PCIe Gen2 and QPI Clock for Intel-Based Servers SMBus Table: Stop and Power Down Mode Drive Control Register Byte 4 Pin # CPUCLK3 PD Drive Bit 7 36,37 CPUCLK2 PD Drive Bit 6 39,40 CPUCLK1 PD Drive Bit 5 ...
Page 15
ICS932S421B PCIe Gen2 and QPI Clock for Intel-Based Servers SMBus Table: Byte Count Register Byte 8 Pin # - Bit 7 - Bit 6 - Bit 5 - Bit 4 - Bit 3 - Bit 2 - Bit 1 - ...
Page 16
ICS932S421B PCIe Gen2 and QPI Clock for Intel-Based Servers SMBus Table: CPU Frequency Control Register Byte 11 Pin # - CPU N Div8 Bit 7 - CPU N Div9 Bit 6 - CPU M Div5 Bit 5 - CPU M ...
Page 17
ICS932S421B PCIe Gen2 and QPI Clock for Intel-Based Servers SMBus Table: SRC/PCI Frequency Control Register Byte 15 Pin # - SRC N Div8 Bit 7 - SRC N Div9 Bit 6 - SRC M Div5 Bit 5 - SRC M ...
Page 18
ICS932S421B PCIe Gen2 and QPI Clock for Intel-Based Servers SMBus Table: CPU Programmable Output Divider Register Byte 19 Pin # - CPUDiv3 Bit 7 - CPUDiv2 Bit 6 - CPUDiv1 Bit 5 - CPUDiv0 Bit 4 Bit 3 Bit 2 ...
Page 19
ICS932S421B PCIe Gen2 and QPI Clock for Intel-Based Servers PD, Power Down asynchronous active high input used to shut off all clocks cleanly prior to system power down. When PD is asserted, all clocks will be driven ...
Page 20
ICS932S421B PCIe Gen2 and QPI Clock for Intel-Based Servers PD De-assertion PD CPU, 133MHz CPU#, 133MHz SRC, 100MHz SRC# 100MHz USB, 48MHz PCI, 33MHz REF, 14.31818 Test Clarification Table Comments Power-up w/ TEST_SEL = 1 to enter test mode Cycle ...
Page 21
ICS932S421B PCIe Gen2 and QPI Clock for Intel-Based Servers N E1 INDEX INDEX AREA AREA PCIe Gen2 and QPI Clock for Intel-Based Servers TM IDT c SYMBOL ...
Page 22
ICS932S421B PCIe Gen2 and QPI Clock for Intel-Based Servers N E1 INDEX INDEX AREA AREA Ordering Information Part / Order Number Shipping Packaging 932S421BFLF 932S421BFLFT 932S421BGLF 932S421BGLFT “LF” after ...
Page 23
ICS932S421B PCIe Gen2 and QPI Clock for Intel-Based Servers Revision History Rev. Issue Date Description A 4/26/2007 1. Updated Single-ended Output Terminations. 2. Release to Final. B 6/13/2007 1. Updated CPU output numbers on the block diagram. C 9/17/2008 Updated ...