EVAL-ADV7311EB Analog Devices Inc, EVAL-ADV7311EB Datasheet - Page 51

no-image

EVAL-ADV7311EB

Manufacturer Part Number
EVAL-ADV7311EB
Description
Manufacturer
Analog Devices Inc
Datasheet

Specifications of EVAL-ADV7311EB

Lead Free Status / Rohs Status
Not Compliant
Adaptive Filter Control Application
Figures 45 and 46 show typical signals to be processed by the
adaptive filter control block.
The following register settings were used to obtain the results
shown in Figure 46, i.e., to remove the ringing on the Y signal.
Input data was generated by an external signal source.
REV. A
Figure 46. Output Signal after Adaptive Filter Control
Figure 45. Input Signal to Adaptive Filter Control
Address
00h
01h
02h
10h
11h
15h
20h
38h
39h
3Ah
3Bh
3Ch
3Dh
All other registers are set as normal/default.
Table XIV.
Register Setting
FCh
38h
20h
00h
81h
80h
00h
ACh
9Ah
88h
28h
3Fh
64h
@: 446mV
@: 12.8ms
@: 446mV
@: 12.8ms
: 692mV
: 332ns
: 692mV
: 332ns
–51–
When changing the adaptive filter mode to Mode B [Address 15h,
Bit 6], the following output can be obtained:
The adaptive filter control can also be demonstrated using the
internally generated cross hatch test pattern and toggling the
adaptive filter control bit [Address 15h, Bit 7].
Figure 47. Output Signal from Adaptive Filter Control
Address
00h
01h
02h
10h
11h
15h
20h
38h
39h
3Ah
3Bh
3Ch
3Dh
Table XV.
ADV7310/ADV7311
Register Setting
FCh
38h
20h
00h
85h
80h
00h
ACh
9Ah
88h
28h
3Fh
64h
@: 446mV
@: 12.8ms
: 674mV
: 332ns