EVAL-ADV7311EB Analog Devices Inc, EVAL-ADV7311EB Datasheet - Page 67

no-image

EVAL-ADV7311EB

Manufacturer Part Number
EVAL-ADV7311EB
Description
Manufacturer
Analog Devices Inc
Datasheet

Specifications of EVAL-ADV7311EB

Lead Free Status / Rohs Status
Not Compliant
Mode 0 (CCIR-656)—Master Option
(Timing Register 0 TR0 = X X X X X 0 0 1)
The ADV7310/ADV7311 generates H, V, and F signals required
for the SAV (start active video) and EAV (end active video)
time codes in the CCIR656 standard. The H bit is output on
the S_HSYNC, the V bit is output on S_BLANK, and the F bit
is output on S_VSYNC.
REV. A
H
V
F
H
V
F
H
V
F
H
V
F
260
522
DISPLAY
622
DISPLAY
309
DISPLAY
DISPLAY
523
261
623
310
524
262
624
311
525
263
EVEN FIELD
ODD FIELD
625
264
312
1
ODD FIELD
EVEN FIELD
265
ODD FIELD
EVEN FIELD
313
2
1
Figure 79. SD Master Mode 0, NTSC
266
EVEN FIELD
3
Figure 80. SD Master Mode 0, PAL
314
2
ODD FIELD
267
4
315
3
268
5
VERTICAL BLANK
VERTICAL BLANK
316
VERTICAL BLANK
4
–67–
269
VERTICAL BLANK
6
317
5
270
7
318
6
271
8
319
272
7
9
273
10
320
274
11
21
ADV7310/ADV7311
334
22
283
20
DISPLAY
335
23
284
21
DISPLAY
336
285
DISPLAY
DISPLAY
22