LAN9118MT Standard Microsystems (SMSC), LAN9118MT Datasheet - Page 135

• Manufacturer Part Number: LAN9118MT
• Manufacturer: Standard Microsystems (SMSC)

High-Performance Single-Chip 10/100 Non-PCI Ethernet Controller
Datasheet
SMSC LAN9118
6.5
PHY CONTROL AND STATUS REGISTERS
(IN DECIMAL)
INDEX
17
18
27
29
30
31
0
1
2
3
4
5
6
The PHY registers are not memory mapped. These registers are accessed indirectly through the MAC
via the MII_ACC and MII_DATA registers. An index must be used to access individual PHY registers.
PHY Register Indexes are shown in
Note: The NASR (Not Affected by Software Reset) designation is only applicable when bit 15 of
PHY Registers
the PHY Basic Control Register (Reset) is set.
Table 6.8 LAN9118 PHY Control and Status Register
REGISTER NAME
Basic Control Register
Basic Status Register
PHY Identifier 1
PHY Identifier 2
Auto-Negotiation Advertisement Register
Auto-Negotiation Link Partner Ability Register
Auto-Negotiation Expansion Register
Mode Control/Status Register
Special Modes Register
Special Control/Status Indications
Interrupt Source Register
Interrupt Mask Register
PHY Special Control/Status Register
DATASHEET
Table 6.8, "LAN9118 PHY Control and Status
135
Revision 1.0 (03-17-05)
Register"below.