EP1C4F400C8N Altera, EP1C4F400C8N Datasheet - Page 69

IC CYCLONE FPGA 4K LE 400-FBGA

EP1C4F400C8N

Manufacturer Part Number
EP1C4F400C8N
Description
IC CYCLONE FPGA 4K LE 400-FBGA
Manufacturer
Altera
Series
Cyclone®r
Datasheet

Specifications of EP1C4F400C8N

Number Of Logic Elements/cells
4000
Number Of Labs/clbs
400
Total Ram Bits
78336
Number Of I /o
301
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
400-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-1806
EP1C4F400C8N

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1C4F400C8N
Manufacturer:
CYCLONE
Quantity:
5 510
Part Number:
EP1C4F400C8N
Manufacturer:
ALTERA
Quantity:
104
Part Number:
EP1C4F400C8N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1C4F400C8N
Manufacturer:
ALTERA
Quantity:
6 000
Part Number:
EP1C4F400C8N
Manufacturer:
ALTERA
Quantity:
1 000
Part Number:
EP1C4F400C8N
Manufacturer:
ALTERA
0
Part Number:
EP1C4F400C8N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP1C4F400C8N
Quantity:
56
Part Number:
EP1C4F400C8N
0
Company:
Part Number:
EP1C4F400C8N
Quantity:
6 000
Company:
Part Number:
EP1C4F400C8N
Quantity:
3 000
Part Number:
EP1C4F400C8NAA
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1C4F400C8NAB
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1C4F400C8NAC
Manufacturer:
ALTERA
0
Referenced
Documents
Document
Revision History
Altera Corporation
May 2008
May 2008
v1.4
January 2007
v1.3
August 2005
V1.2
February 2005
V1.1
May 2003 v1.0
Table 3–6. Document Revision History
Document
Date and
Version
Added document to Cyclone Device Handbook.
Minor textual and style changes. Added
Documents”
Minor updates.
Updated JTAG chain limits. Added information concerning test
vectors.
Added document revision history.
Updated handpara note below
Multiple Cyclone devices can be configured in any of the three
configuration schemes by connecting the configuration enable (nCE) and
configuration enable output (nCEO) pins on each device.
This chapter references the following document:
Table 3–6
Active serial
Passive serial (PS)
JTAG
section.
Table 3–5. Data Sources for Configuration
Configuration Scheme
AN 39: IEEE Std. 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices
Jam Programming & Test Language Specification
shows the revision history for this chapter.
Changes Made
Table
“Referenced
3–4.
Low-cost serial configuration device
Enhanced or EPC2 configuration device,
MasterBlaster or ByteBlasterMV download cable,
or serial data source
MasterBlaster or ByteBlasterMV download cable
or a microprocessor with a Jam or JBC file
Data Source
Referenced Documents
Summary of Changes
Preliminary
3–7

Related parts for EP1C4F400C8N