CY7C63743-PXC Cypress Semiconductor Corp, CY7C63743-PXC Datasheet - Page 14
![IC MCU 8K USB/PS2 LS 24DIP](/photos/6/76/67633/428-24-dip_sml.jpg)
CY7C63743-PXC
Manufacturer Part Number
CY7C63743-PXC
Description
IC MCU 8K USB/PS2 LS 24DIP
Manufacturer
Cypress Semiconductor Corp
Series
enCoRe™r
Specifications of CY7C63743-PXC
Applications
USB Microcontroller
Core Processor
M8B
Program Memory Type
OTP (8 kB)
Controller Series
CY7C637xx
Ram Size
256 x 8
Interface
PS2, USB
Number Of I /o
16
Voltage - Supply
4 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Through Hole
Package / Case
24-DIP (0.300", 7.62mm)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
428-1621
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY7C63743-PXC
Manufacturer:
TI
Quantity:
12 749
Table 2. Wake-up Timer Adjust Settings
General Purpose I/O Ports
Ports 0 and 1 provide up to 16 versatile GPIO pins that can be read or written (the number of pins depends on package type). Figure
shows a diagram of a GPIO port pin.
Port 0 is an 8-bit port; Port 1 contains either 2 bits, P1.1–P1.0 in
the CY7C63723C, or all 8 bits, P1.7–P1.0 in the CY7C63743C
parts. Each bit can also be selected as an interrupt source for the
microcontroller, as explained in Section .
The data for each GPIO pin is accessible through the Port Data
register. Writes to the Port Data register store outgoing data state
for the port pins, while reads from the Port Data register return
the actual logic value on the port pins, not the Port Data register
contents.
Document #: 38-08022 Rev. *D
See
t
WAKE
SPI Bypass (P0.5–P0.7 only)
(=1 if SPI inactive, or for non-SPI pins)
Switching Characteristics on page 43
(Bits [6:4] in Figure )
Adjust Bits [2:0]
000 (reset state)
Internal
Data Bus
001
010
100
101
011
110
111
GPIO
Mode
Interrupt
Polarity
Interrupt
Enable
Port Write
Data
Out
Register
Figure 6. Block Diagram of GPIO Port (one pin shown)
Port Read
2
(Data Reg must be 1
for SPI outputs)
Wakeup Time
128 * t
16 * t
32 * t
64 * t
for the value of
1 * t
2 * t
4 * t
8 * t
WAKE
WAKE
WAKE
WAKE
WAKE
WAKE
WAKE
WAKE
Interrupt
Logic
Threshold Select
Each GPIO pin is configured independently. The driving state of
each GPIO pin is determined by the value written to the pin’s
Data Register and by two associated pin’s Mode0 and Mode1
bits.
The Port 0 Data Register is shown in Figure 7, and the Port 1
Data Register is shown in Figure 8. The Mode0 and Mode1 bits
for the two GPIO ports are given in Figure 9 through Figure 12.
To Interrupt
Controller
Q1
Q2
14 kΩ
V
CC
Q3
To Capture Timers (P0.0, P0.1)
and SPI (P0.4–P0.7))
GPIO
Pin
CY7C63722C
CY7C63723C
CY7C63743C
Page 14 of 53
[+] Feedback