ADV601LCJST Analog Devices Inc, ADV601LCJST Datasheet - Page 33

no-image

ADV601LCJST

Manufacturer Part Number
ADV601LCJST
Description
IC CODEC VIDEO DSP/SRL 120LQFP
Manufacturer
Analog Devices Inc
Type
Video Codecr
Datasheet

Specifications of ADV601LCJST

Rohs Status
RoHS non-compliant
Data Interface
DSP, Serial
Resolution (bits)
8 b
Sigma Delta
No
Voltage - Supply, Analog
4.5 V ~ 5.5 V
Voltage - Supply, Digital
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
120-LQFP

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADV601LCJST
Manufacturer:
AD
Quantity:
1 831
Part Number:
ADV601LCJST
Manufacturer:
AD
Quantity:
1 045
Part Number:
ADV601LCJST
Manufacturer:
ST
0
Part Number:
ADV601LCJSTZ
Manufacturer:
ADI
Quantity:
200
Part Number:
ADV601LCJSTZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADV601LCJSTZRL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
CCIR-656 Video Format Timing
The diagrams in this section show transfer timing for pixel (YCrCb), line (horizontal), and frame (vertical) data in CCIR-656 video
mode. All output values assume a maximum pin loading of 50 pF. Note that in timing diagrams for CCIR-656 video, the label CTRL
indicates the VSYNC, HSYNC, and FIELD pins.
Parameter
t
t
t
t
Parameter
t
t
t
t
REV. 0
VDATA_DC_D
VDATA_DC_OH
CTRL_DC_D
CTRL_DC_OH
VDATA_EC_S
VDATA_EC_H
CTRL_EC_D
CTRL_EC_OH
(VCLK2 = 1)
(VCLK2 = 0)
(O) VCLKO
(O) VDATA
(I) VDATA
(O) VCLKO
(O) CTRL
(O) CTRL
(I) VCLKO
(I) VCLK
(I) VCLK
NOTE:
USE VCLK FOR CLOCKING VIDEO-ENCODE OPERATIONS AND USE VCLKO FOR CLOCKING VIDEO-DECODE OPERATIONS.
DO NOT TRY TO USE EITHER CLOCK FOR BOTH ENCODE AND DECODE.
t
VDATA_DC_OH
t
VALID
VALID
CTRL_DC_OH
Table XXII. CCIR-656 Video—Encode Pixel (YCrCb) Timing Parameters
Table XXI. CCIR-656 Video—Decode Pixel (YCrCb) Timing Parameters
Description
VDATA Signals, Decode CCIR-656 Mode, Delay
VDATA Signals, Decode CCIR-656 Mode, Output Hold
CTRL Signals, Decode CCIR-656 Mode, Delay
CTRL Signals, Decode CCIR-656 Mode, Output Hold
Description
VDATA Bus, Encode CCIR-656 Mode, Setup
VDATA Bus, Encode CCIR-656 Mode, Hold
CTRL Signals, Encode CCIR-656 Mode, Delay
CTRL Signals, Encode CCIR-656 Mode, Output Hold
Figure 20. CCIR-656 Video—Decode Pixel (YCrCb) Transfer Timing
Figure 21. CCIR-656 Video—Encode Pixel (YCrCb) Transfer Timing
ASSERTED
t
CTRL_EC_OH
t
VDATA_DC_D
t
VALID
CTRL_DC_D
t
t
VCLKO_D1
VCLKO_D0
Figure 19. Video Clock Timing
t
CTRL_EC_D
t
VCLK_CYC
–33–
VALID
VALID
t
VDATA_EC_S
ASSERTED
VALID
t
VDATA_EC_H
Min
N/A
4
N/A
5
Min
2
5
N/A
20
VALID
VALID
ADV601LC
Max
14
N/A
11
N/A
Max
N/A
N/A
33
N/A
Units
ns
ns
ns
ns
Units
ns
ns
ns
ns

Related parts for ADV601LCJST