ADV601LCJST Analog Devices Inc, ADV601LCJST Datasheet - Page 39

no-image

ADV601LCJST

Manufacturer Part Number
ADV601LCJST
Description
IC CODEC VIDEO DSP/SRL 120LQFP
Manufacturer
Analog Devices Inc
Type
Video Codecr
Datasheet

Specifications of ADV601LCJST

Rohs Status
RoHS non-compliant
Data Interface
DSP, Serial
Resolution (bits)
8 b
Sigma Delta
No
Voltage - Supply, Analog
4.5 V ~ 5.5 V
Voltage - Supply, Digital
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
120-LQFP

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADV601LCJST
Manufacturer:
AD
Quantity:
1 831
Part Number:
ADV601LCJST
Manufacturer:
AD
Quantity:
1 045
Part Number:
ADV601LCJST
Manufacturer:
ST
0
Part Number:
ADV601LCJSTZ
Manufacturer:
ADI
Quantity:
200
Part Number:
ADV601LCJSTZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADV601LCJSTZRL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Parameter
t
t
t
t
t
t
t
t
t
t
NOTES
1
2
3
4
REV. 0
WR input must be asserted (low) until ACK is asserted (low).
Minimum t
Maximum t
During STATS_R deasserted (low) conditions, t
WR_D_WRC
WR_D_PWA
WR_D_PWD
ADR_D_WRS
ADR_D_WRH
DATA_D_WRS
DATA_D_WRH
WR_D_RDT
ACK_D_WRD
ACK_D_WROH
Figure 29. Host (Indirect Address, Indirect Register Data, and Interrupt Mask/Status) Write Transfer Timing
WR_D_RDT
WR_D_WRD
Table XXVIII. Host (Indirect Address, Indirect Data, and Interrupt Mask/Status) Write Timing Parameters
(I) ADR, BE, CS
varies with VCLK according to the formula: t
(I) DATA
varies with VCLK according to the formula: t
(O) ACK
Description
WR Signal, Direct Register, Write Cycle Time (at 27 MHz VCLK)
WR Signal, Direct Register, Pulsewidth Asserted (at 27 MHz VCLK)
WR Signal, Direct Register, Pulsewidth Deasserted (at 27 MHz VCLK)
ADR Bus, Direct Register, Write Setup
ADR Bus, Direct Register, Write Hold
DATA Bus, Direct Register, Write Setup
DATA Bus, Direct Register, Write Hold
WR Signal, Direct Register, Read Turnaround (After a Write) (at 27 MHz VCLK)
ACK Signal, Direct Register, Write Delay (at 27 MHz VCLK)
ACK Signal, Direct Register, Write Output Hold
(I) WR
(I) RD
ACK_D_WRD
t
t
ADR_D_WRS
DATA_D_WRS
t
VALID
ACK_D_WRD
t
WR_D_PWA
may be as long as 52 VCLK periods.
WR_D_RDT (MIN)
ACK_D_WRD (MAX)
t
ACK_D_WROH
VALID
t
t
WR_D_WRC
t
DATA_D_WRH
ADR_D_WRH
–39–
= 0.8 (VCLK Period) +7.4.
= 4.3 (VCLK Period) +14.8.
t
WR_D_PWD
VALID
VALID
Min
N/A
N/A
5
2
2
–10
0
35.6
8.6
11
t
WR_D_RDT
1
1
2
ADV601LC
Max
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
182.1
N/A
3, 4
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for ADV601LCJST