ISP1161ABM ST-Ericsson Inc, ISP1161ABM Datasheet - Page 78

• Manufacturer Part Number: ISP1161ABM
• Description: IC USB HOST/DEVICE CTRLR 64-LQFP
• Manufacturer: ST-Ericsson Inc

Specifications of ISP1161ABM

• Controller Type: USB 2.0 Controller
• Interface: Parallel
• Voltage - Supply: 3.3V, 5V
• Current - Supply: 47mA
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 64-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 568-3150

Philips Semiconductors
11. USB device controller (DC)
9397 750 13962
Product data
11.1.1 IN data transfer
11.1.2 OUT data transfer
11.1 DC data transfer operation
The Device Controller (DC) in the ISP1161A is based on the Philips ISP1181B USB
Full-Speed Interface Device IC. The functionality, commands, and register sets are
the same as ISP1181B in 16-bit bus mode. If there are any differences between the
ISP1181B and ISP1161A data sheets, in terms of the DC functionality, the ISP1161A
data sheet supersedes content in the ISP1181B data sheet.
In general the DC in an ISP1161A provides 16 endpoints for USB device
implementation. Each endpoint can be allocated an amount of RAM space in the
on-chip Ping-Pong buffer RAM.
Remark: The Ping-Pong buffer RAM for the DC is independent of the buffer RAM in
the HC.
When the buffer RAM is full, the DC will transfer the data in the buffer RAM to the
USB bus. When the buffer RAM is empty, an interrupt is generated to notify the
microprocessor to feed in the data. The transfer of data between the microprocessor
and the DC can be done in Programmed I/O (PIO) mode or in DMA mode.
The following session explains how the DC of an ISP1161A handles an IN data
transfer and an OUT data transfer. In the Device mode, ISP1161A acts as a USB
device: an IN data transfer means transfer from ISP1161A to an external USB Host
(through the upstream port) and an OUT transfer means transfer from external USB
Host to ISP1161A.
•
•
•
•
•
•
•
The arrival of the IN token is detected by the SIE by decoding the PID.
The SIE also checks for the device number and endpoint number and verifies
whether they are acceptable.
If the endpoint is enabled, the SIE checks the contents of the DcEndpointStatus
register. If the endpoint is full, the contents of the FIFO are sent during the data
phase, otherwise a Not Acknowledge (NAK) handshake is sent.
After the data phase, the SIE expects a handshake (ACK) from the host (except for
ISO endpoints).
On receiving the handshake (ACK), the SIE updates the contents of the
DcEndpointStatus register and the DcInterrupt register, which in turn generates an
interrupt to the microprocessor. For ISO endpoints, the interrupt register is updated
as soon as data is sent because there is no handshake phase.
On receiving an interrupt, the microprocessor reads the DcInterrupt register. It will
know which endpoint has generated the interrupt and reads the contents of the
corresponding DcEndpointStatus register. If the buffer is empty, it fills up the buffer,
so that data can be sent by the SIE at the next IN token phase.
The arrival of the OUT token is detected by the SIE by decoding the PID.
Rev. 03 — 23 December 2004
Full-speed USB single-chip host and device controller
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
ISP1161A
77 of 134