CYP15G0401DXB-BGXC Cypress Semiconductor Corp, CYP15G0401DXB-BGXC Datasheet - Page 8

• Manufacturer Part Number: CYP15G0401DXB-BGXC
• Description: IC TXRX HOTLINK 256LBGA
• Manufacturer: Cypress Semiconductor Corp
• Series: HOTlink II™r
• Type: Transceiverr

Specifications of CYP15G0401DXB-BGXC

• Package / Case: 256-LBGA Exposed Pad, 32-HLBGA
• Number Of Drivers/receivers: 4/4
• Protocol: Multiprotocol
• Voltage - Supply: 3.135 V ~ 3.465 V
• Mounting Type: Surface Mount
• Product: PHY
• Data Rate: 1500 MBd
• Supply Voltage (max): 3.465 V
• Supply Voltage (min): 3.135 V
• Supply Current: 1.06 A
• Maximum Operating Temperature: + 70 C
• Minimum Operating Temperature: 0 C
• Mounting Style: SMD/SMT
• Number Of Channels: 4
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: CYP15G0401DX-EVAL - IC TXRX HOTLINK 256-BGA
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Document #: 38-02002 Rev. *L
Pin Descriptions
CYP(V)(W)15G0401DXB Quad HOTLink II Transceiver
Transmit Path Data Signals
TXPERA
TXPERB
TXPERC
TXPERD
TXCTA[1:0]
TXCTB[1:0]
TXCTC[1:0]
TXCTD[1:0]
TXDA[7:0]
TXDB[7:0]
TXDC[7:0]
TXDD[7:0]
TXOPA
TXOPB
TXOPC
TXOPD
SCSEL
Note:
4.
Pin Name
When REFCLK is configured for half-rate operation (TXRATE = HIGH), these inputs are sampled (or the outputs change) relative to both the rising and falling
edges of REFCLK.
LVTTL Output, changes
relative to REFCLK↑
LVTTL Input,
synchronous,
sampled by the
selected TXCLKx↑ or
REFCLK↑
LVTTL Input,
synchronous,
sampled by the
selected TXCLKx↑ or
REFCLK↑
LVTTL Input,
synchronous,
internal pull-up,
sampled by the
respective TXCLKx↑ or
REFCLK↑
LVTTL Input,
synchronous,
internal pull-down,
sampled by
TXCLKA↑
or REFCLK↑
I/O Characteristics
[4]
[4]
[4]
[4]
[4]
Transmit Path Parity Error. Active HIGH. Asserted (HIGH) if parity checking is
enabled and a parity error is detected at the Encoder. This output is HIGH for one
transmit character clock period to indicate detection of a parity error in the character
presented to the Encoder.
If a parity error is detected, the character in error is replaced with a C0.7 character to
force a corresponding bad-character detection at the remote end of the link. This
replacement takes place regardless of the encoded/non-encoded state of the
interface.
When BIST is enabled for the specific transmit channel, BIST progress is presented
on these outputs. Once every 511 character times (plus a 16-character Word Sync
Sequence when the receive channels are clocked by a common clock, i.e., RXCKSEL
= LOW or HIGH), the associated TXPERx signal will pulse HIGH for one
transmit-character clock period (if RXCKSEL= MID) or seventeen transmit- character
clock periods (if RXCKSEL = LOW or HIGH and Encoder is enabled) to indicate a
complete pass through the BIST sequence. Therefore, in this case TXPERx signal
will pulse HIGH for one transmit-character clock period.
These outputs also provide indication of a transmit Phase-align Buffer underflow or
overflow. When the transmit Phase-align Buffers are enabled (TXCKSEL ≠ LOW, or
TXCKSEL = LOW and TXRATE = HIGH), if an underflow or overflow condition is
detected, TXPERx for the channel in error is asserted and remains asserted until
either an atomic Word Sync Sequence is transmitted or TXRST is sampled LOW to
re-center the transmit Phase-align Buffers.
Transmit Control. These inputs are captured on the rising edge of the transmit
interface clock as selected by TXCKSEL, and are passed to the Encoder or Transmit
Shifter. They identify how the associated TXDx[7:0] characters are interpreted. When
the Encoder is bypassed, these inputs are interpreted as data bits of 10-bit input
character. When the Encoder is enabled, these inputs determine if the TXDx[7:0]
character is encoded as Data, a Special Character code, a K28.5 fill character or a
Word Sync Sequence. See Table 1 for details.
Transmit Data Inputs. These inputs are captured on the rising edge of the transmit
interface clock as selected by TXCKSEL and passed to the Encoder or Transmit
Shifter.
When the Encoder is enabled (TXMODE[1:0] ≠ LOW), TXDx[7:0] specify the specific
data or command character to be sent. When the Encoder is bypassed, these inputs
are interpreted as data bits of the 10-bit input character. See Table 1 for details.
Transmit Path Odd Parity. When parity checking is enabled (PARCTL ≠ LOW), the
parity captured at these inputs is XORed with the data on the associated TXDx bus
(and sometimes TXCT[1:0]) to verify the integrity of the captured character. See
Table 2 for details.
Special Character Select. Used in some transmit modes along with TXCTx[1:0] to
encode special characters or to initiate a Word Sync Sequence. When the transmit
paths are configured for independent input clocks (TXCKSEL = MID), SCSEL is
captured relative to TXCLKA↑.
Signal Description
CYW15G0401DXB
CYP15G0401DXB
CYV15G0401DXB
Page 8 of 53