M24C08-RMC6TG STMicroelectronics, M24C08-RMC6TG Datasheet - Page 18

• Manufacturer Part Number: M24C08-RMC6TG
• Description: 8KBIT SERIAL I2C BUS EEPROM
• Manufacturer: STMicroelectronics

Specifications of M24C08-RMC6TG

• Lead Free Status / Rohs Status: Compliant

Device operation
3.7.2
3.7.3
3.7.4
18/38
Current Address Read
For the Current Address Read operation, following a Start condition, the bus master only
sends a device select code with the Read/Write bit (RW) set to 1. The device acknowledges
this, and outputs the byte addressed by the internal address counter. The counter is then
incremented. The bus master terminates the transfer with a Stop condition, as shown in
Figure
Sequential Read
This operation can be used after a Current Address Read or a Random Address Read. The
bus master does acknowledge the data byte output, and sends additional clock pulses so
that the device continues to output the next byte in sequence. To terminate the stream of
bytes, the bus master must not acknowledge the last byte, and must generate a Stop
condition, as shown in
The output data comes from consecutive addresses, with the internal address counter
automatically incremented after each byte output. After the last memory address, the
address counter ‘rolls-over’, and the device continues to output data from memory address
00h.
Acknowledge in Read mode
For all Read commands, the device waits, after each byte read, for an acknowledgment
during the 9
time, the device terminates the data transfer and switches to its Standby mode.
10, without acknowledging the byte.
th
bit time. If the bus master does not drive Serial Data (SDA) Low during this
Figure
10.
Doc ID 5067 Rev 17
M24C16, M24C08, M24C04, M24C02, M24C01