PI7C7300DNAE Pericom Semiconductor, PI7C7300DNAE Datasheet - Page 77

• Manufacturer Part Number: PI7C7300DNAE
• Description: IC PCI-PCI BRIDGE 3PORT 272-BGA
• Manufacturer: Pericom Semiconductor

Specifications of PI7C7300DNAE

• Applications: *
• Interface: *
• Voltage - Supply: *
• Package / Case: 272-PBGA
• Mounting Type: Surface Mount
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Mounting Style: SMD/SMT
• Operating Supply Voltage: 3 V to 3.6 V
• Supply Current (max): 660 mA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

14.1.4
Pericom Semiconductor
STATUS REGISTER – OFFSET 04h
Bit
6
7
8
9
15:10
Bit
19:16
20
21
22
23
24
26:25
Reserved
Reserved
Capabilities List
66MHz Capable
Reserved
DEVSEL#
Function
Parity Error
Response
Wait Cycle
Control
P_SERR# enable
Fast Back-to-
Back Enable
Function
Fast Back-to-
Back Capable
Data Parity Error
Detected
timing
Type
R/W
R/O
R/W
R/W
R/O
Type
R/O
R/O
R/O
R/O
R/O
R/WC
R/O
Page 77 of 107
Description
Controls response to parity errors
0: PI7C7300D may ignore any parity errors that it detects and
continue normal operation
1: PI7C7300D must take its normal action when a parity error is
detected
Reset to 0
Controls the ability to perform address / data stepping
0: disable address/data stepping (affects primary and secondary)
1: enable address/data stepping (affects primary and secondary)
Reset to 0
Controls the enable for the P_SERR# pin
0: disable the P_SERR# driver
1: enable the P_SERR# driver
Reset to 0
Controls PI7C7300D’s ability to generate fast back-to-back
transactions to different devices on the primary interface.
0: no fast back-to-back transactions
1: enable fast back-to-back transactions
Reset to 0
Returns 000000 when read
Description
Reset to 0
Set to 1 to enable support for the capability list (offset 34h is the
pointer to the data structure)
Reset to 1
Set to 1 to enable 66MHz operation on the primary interface
Reset to 1
Reset to 0
Set to 1 to enable decoding of fast back-to-back transactions on the
primary interface to different targets
Reset to 1
Set to 1 when P_PERR# is asserted and bit 6 of command register is
set
Reset to 0
DEVSEL# timing (medium decoding)
00: fast DEVSEL# decoding
01: medium DEVSEL# decoding
10: slow DEVSEL# decoding
11: reserved
Reset to 01
3-PORT PCI-TO-PCI BRIDGE
November 2005 - Revision 1.01
PI7C7300D