AD8112-EVALZ Analog Devices Inc, AD8112-EVALZ Datasheet - Page 6

no-image

AD8112-EVALZ

Manufacturer Part Number
AD8112-EVALZ
Description
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD8112-EVALZ

Lead Free Status / Rohs Status
Compliant
AD8112
TIMING CHARACTERISTICS (PARALLEL)
Table 4.
Parameter
Data Setup Time
CLK Pulse Width
Data Hold Time
CLK Pulse Separation
CLK to UPDATE Delay
UPDATE Pulse Width
Propagation Delay, UPDATE to Switch On or Off
CLK, UPDATE Rise and Fall Times
RESET Time
Table 5. Logic Levels
Pins
RESET, SER/PAR,
CLK, D0, D1, D2,
D3, D4, A0, A1, A2,
CE, UPDATE
DATA OUT
0 = TRANSPARENT
1 = LATCHED
D0 TO D4
A0 TO A2
UPDATE
CLK
1
0
1
0
V
2.0 V min
IH
t
1
V
0.8 V max
t
IL
3
t
2
V
2.7 V min
OH
Figure 3. Timing Diagram, Parallel Mode
t
4
Rev. 0 | Page 6 of 28
V
0.5 V max
OL
I
20 μA max
IH
Symbol
t
t
t
t
t
t
1
2
3
4
5
6
I
−400 μA min
IL
Min
20
100
20
100
0
50
I
−400 μA max
OH
Limit
t
5
Max
50
100
200
t
6
I
3.0 mA min
OL
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns