EPM9560RC208-20 Altera, EPM9560RC208-20 Datasheet - Page 8

• Manufacturer Part Number: EPM9560RC208-20
• Manufacturer: Altera

Specifications of EPM9560RC208-20

• Family Name: MAX 9000
• Memory Type: EEPROM
• # Macrocells: 560
• Number Of Usable Gates: 12000
• Frequency (max): 100MHz
• Propagation Delay Time: 20ns
• Number Of Logic Blocks/elements: 35
• # I/os (max): 153
• Operating Supply Voltage (typ): 5V
• In System Programmable: Yes
• Operating Supply Voltage (min): 4.75V
• Operating Supply Voltage (max): 5.25V
• Operating Temp Range: 0C to 70C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 208
• Package Type: RQFP
• Lead Free Status / Rohs Status: Not Compliant

MAX 9000 Programmable Logic Device Family Data Sheet
Figure 3. MAX 9000 Macrocell & Local Array
8
33 Row
FastTrack
Interconnect
Inputs
16 Local
Feedbacks
LAB Local
Array
Macrocells
The MAX 9000 macrocell consists of three functional blocks: the product
terms, the product-term select matrix, and the programmable register.
The macrocell can be individually configured for both sequential and
combinatorial logic operation. See
Combinatorial logic is implemented in the local array, which provides five
product terms per macrocell. The product-term select matrix allocates
these product terms for use as either primary logic inputs (to the OR and
XOR gates) to implement combinatorial functions, or as secondary inputs
to the macrocell’s register clear, preset, clock, and clock enable control
functions. Two kinds of expander product terms (“expanders”) are
available to supplement macrocell logic resources:
The MAX+PLUS II software automatically optimizes product-term
allocation according to the logic requirements of the design.
16 Shareable
Expander Product
Shareable expanders, which are inverted product terms that are fed
back into the logic array
Parallel expanders, which are product terms borrowed from adjacent
macrocells
Product-
Select
Matrix
Term
Parallel
Expanders
(from Other
Macrocells)
Global
Clear
Select
Clear
Figure
Clocks
Global
2
VCC
Enable
Clock/
Select
Macrocell
Input Select
3.
Register
Bypass
ENA
D/T
CLRN
PRN
Q
Altera Corporation
Programmable
Register
To Row or
Column
FastTrack
Interconnect
Local Array
Feedback