MACH210-15JC Lattice, MACH210-15JC Datasheet - Page 32
MACH210-15JC
Manufacturer Part Number
MACH210-15JC
Description
CPLD MACH 2 Family 64 Macro Cells 66.6MHz EECMOS Technology 5V 44-Pin PLCC
Manufacturer
Lattice
Datasheet
1.MACH210-15JC.pdf
(47 pages)
Specifications of MACH210-15JC
Package
44PLCC
Family Name
MACH 2
Number Of Macro Cells
64
Maximum Propagation Delay Time
15 ns
Number Of User I/os
32
Number Of Logic Blocks/elements
4
Typical Operating Supply Voltage
5 V
Maximum Operating Frequency
66.6 MHz
Number Of Product Terms Per Macro
16
Memory Type
EEPROM
Re-programmability Support
Yes
Operating Temperature
0 to 70 °C
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MACH210-15JC
Manufacturer:
AMD
Quantity:
1 980
Company:
Part Number:
MACH210-15JC
Manufacturer:
AMD
Quantity:
1 980
Part Number:
MACH210-15JC
Manufacturer:
LATTICE
Quantity:
20 000
Company:
Part Number:
MACH210-15JC-18JI
Manufacturer:
AMD
Quantity:
9
Company:
Part Number:
MACH210-15JC-18JI
Manufacturer:
AMD
Quantity:
5 459
Part Number:
MACH210-15JC-18JI
Manufacturer:
AMD
Quantity:
20 000
CAPACITANCE (Note 1)
SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)
Parameter
Parameter
32
Symbol
Symbol
fMAXIR
tWICH
tWICL
tWIGL
tPDLL
COUT
tGWL
tIGOL
fMAX
tPDL
tIGO
tWH
tSIR
tHIR
tICO
tICS
tSLL
tIGS
tCO
tWL
tGO
tSIL
tHIL
tPD
tS
tSL
tHL
CIN
tH
Setup Time from Input, I/O,
or Feedback to Clock
Parameter Description
Input, I/O, or Feedback to Combinatorial Output
(Note 3)
Register Data Hold Time
Clock to Output (Note 3)
Clock
Width
Setup Time from Input, I/O, or Feedback to Gate
Latch Data Hold Time
Gate to Output (Note 3)
Gate Width LOW
Input, I/O, or Feedback to Output Through
Transparent Input or Output Latch
Input Register Setup Time
Input Register Hold Time
Input Register Clock to Combinatorial Output
Input Register Clock to Output Register Setup
Input Register
Clock Width
Maximum Input Register Frequency
Input Latch Setup Time
Input Latch Hold Time
Input Latch Gate to Combinatorial Output
Input Latch Gate to Output Through Transparent
Output Latch
Setup Time from Input, I/O, or Feedback Through
Transparent Input Latch to Output Latch Gate
Input Latch Gate to Output Latch Setup
Input Latch Gate Width LOW
Input, I/O, or Feedback to Output Through Transparent
Input and Output Latches
Maximum
Frequency
(Note 1)
Parameter Description
Input Capacitance
Output Capacitance
External Feedback
Internal Feedback (fCNT)
No Feedback
1/(tS + tH)
MACH210AQ-18/24 (Ind)
1/(tS + tCO)
1/(tWICL + tWICH )
Test Conditions
VIN = 2.0 V
VOUT = 2.0 V
D-type
T-type
D-type
T-type
LOW
HIGH
D-type
T-type
D-type
T-type
D-type
T-type
LOW
HIGH
VCC = 5.0 V, TA = 25 C,
f = 1 MHz
61.5
20.5
66.5
Min
7.5
7.5
7.5
2.5
3.5
7.5
7.5
2.5
3.5
7.5
16
17
40
38
47
44
57
16
22
18
22
0
0
-18
Max
20.5
26.5
8.5
10
24
23
18
22
20.5
30.5
34.5
20.5
26.5
Min
2.5
2.5
22
10
10
47
10
28
10
10
50
23
28
10
32
36
47
0
0
4
4
Typ
-24
6
8
Max
26.5
32.5
24
10
10
28
30
29
Unit
pF
pF
MHz
MHz
MHz
MHz
MHz
MHz
MHz
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns