DS21Q55N Maxim Integrated Products, DS21Q55N Datasheet - Page 192

no-image

DS21Q55N

Manufacturer Part Number
DS21Q55N
Description
Framer E1/J1/T1 3.3V 256-Pin BGA
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS21Q55N

Package
256BGA
Number Of Transceivers
4
Standard Framing Format
E1|J1|T1
Maximum Supply Current
75(Typ) mA
Minimum Single Supply Voltage
3.135 V
Maximum Single Supply Voltage
3.465 V
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bits 0 to 2/Address ESI3 Data Output Select (ESI3SEL0 to ESI3SEL2). These bits select what status is to be
output when the device decodes an ESI3 address during a bus read operation.
Bit 3/Unused, must be set to 0 for proper operation
Bits 4 to 6/Address ESI4 Data-Output Select (ESI4SEL0 to ESI4SEL2). These bits select what status is to be
output when the device decodes an ESI4 address during a bus read operation.
Bit 7/Unused, must be set to 0 for proper operation
ESI3SEL2
ESI4SEL2
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
7
0
ESI3SEL1
ESI4SEL1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
ESI4SEL2
6
0
ESIBCR2
Extended System Information Bus Control Register 2
B1h
ESI3SEL0
ESI4SEL0
ESI4SEL1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
5
0
ESI4SEL0
Status Output
Status Output
(T1 Mode)
(T1 Mode)
SIGCHG
SIGCHG
192 of 237
4
0
ESSLIP
ESSLIP
RYEL
RYEL
LDN
LDN
RBL
RBL
LUP
LUP
3
0
ESI3SEL2
Status Output
Status Output
0
2
(E1 Mode)
(E1 Mode)
V52LNK
V52LNK
SIGCHG
SIGCHG
ESSLIP
ESSLIP
RDMA
RDMA
RUA1
RUA1
RRA
RRA
ESI3SEL1
1
0
ESI3SEL0
0
0

Related parts for DS21Q55N