CN8237EBGB Mindspeed Technologies, CN8237EBGB Datasheet - Page 125

no-image

CN8237EBGB

Manufacturer Part Number
CN8237EBGB
Description
ATM SAR 622Mbps 3.3V ABR/CBR/GFR/UBR/VBR 456-Pin BGA
Manufacturer
Mindspeed Technologies
Datasheet

Specifications of CN8237EBGB

Package
456BGA
Traffic Class
ABR|CBR|GFR|UBR|VBR
Utopia Type
Level 1|Level 2
Host Interface
PCI
Maximum Data Rate
622 Mbps
Typical Operating Supply Voltage
3.3 V
Minimum Operating Supply Voltage
3.135 V

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CN8237EBGB
Manufacturer:
CONX
Quantity:
260
Part Number:
CN8237EBGB
Manufacturer:
CONEXANT
Quantity:
246
Part Number:
CN8237EBGB
Manufacturer:
MINDSPEED
Quantity:
20 000
Part Number:
CN8237EBGB/28237G-12
Manufacturer:
MINDSPEED
Quantity:
20 000
CN8237
ATM OC-12 ServiceSAR Plus with xBR Traffic Management
5.4.4 Initialization of Buffer Structures
28237-DSH-001-C
5.4.4.2 Free Buffer
5.4.4.3 Free Buffer
Queue Base Table
5.4.4.1 Buffer
5.4.4.4 Other
Queue Entries
Initialization
Descriptors
Before operation of the reassembly coprocessor is enabled, the host must initialize
these buffer structures. The initialization in this section assumes that the firewall
function is disabled (that is, RSM_FQCTRL(FBQ0_RTN) = 0), and therefore, all
free buffer queue entries are two words.
In every buffer descriptor entry, write the pointer to an available data buffer in the
BUFF_PTR field. This assigns every data buffer to its own buffer descriptor.
Allocate the size (in number of entries) of each of the 32 free buffer queues in the
RSM_FQCTRL register, (FBQ_SIZE) field, based on these values:
are taken off the free buffer queue before the CN8237 writes the current READ
index pointer to host memory. This is written to RSM_FQCTRL(FBQ_UD_INT).
buffer queue base table entry to 0s.
appropriate address.
LENGTH field of each free buffer queue base table entry. Only MOD 8-byte
buffer lengths are allowed.
Write the base addresses of free buffer queues Banks 0 and 1 in RSM_FQBASE
(FBQ0_BASE and FBQ1_BASE).
BUFFER_PTR fields corresponding to the buffer and buffer descriptor pair. Also
write the VLD bit to a logic high.
The user can globally disable free buffer underflow protection by setting
RSM_CTRL(RSM_FBQ_DIS) to a logic high.
00 = 64
01 = 256
10 = 1024
11 = 4096
Initialize the free buffer queue update INTERVAL, that is, how many buffers
Initialize the FORWARD, READ, UPDATE, and EMPT fields in each free
Initialize the READ_UD_PTR field in each base table entry with the
Write the appropriate length (in bytes) for the data buffers in that queue in the
For each allocated free buffer queue entry, write the BD_PNTR and
For each unallocated free buffer queue entry, write the VLD bit to a logic low.
Mindspeed Technologies
5.0 Reassembly Coprocessor
5.4 Buffer Management
5-17

Related parts for CN8237EBGB