RC28F128P33BF60A Micron Technology Inc, RC28F128P33BF60A Datasheet - Page 32

no-image

RC28F128P33BF60A

Manufacturer Part Number
RC28F128P33BF60A
Description
Manufacturer
Micron Technology Inc
Datasheet

Specifications of RC28F128P33BF60A

Lead Free Status / Rohs Status
Supplier Unconfirmed

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
RC28F128P33BF60A
Manufacturer:
Micron Technology Inc
Quantity:
10 000
11.0
Table 11: Status Register Description
1. Always clear the Status Register before resuming erase operations afer an Erase Suspend command; this prevents ambiguity in
2. BEFP mode is only valid in array.
Datasheet
32
Status Register (SR)
Device Ready
Status Register information. For example, if a command sequence error occurs during an erase suspend state, the Status
Register contains the command sequence error status (SR[7,5,4] set). When the erase operation resumes and finishes, possible
errors during the erase operation cannot be deteted via the Stauts Register because it contains the previous error status.
Status
DRS
Bit
7
7
6
5
4
3
2
1
0
Device Ready Status
Erase Suspend Status
Erase/Blank
Check Status
Program
Status
VPP Status
Program Suspend Status
Block-Locked Status
BEFP Write Status
Status Register
To read the Status Register, issue the Read Status Register command at any address.
Status Register information is available to which the Read Status Register, Word
Program, or Block Erase command was issued. SRD is automatically made available
following a Word Program, Block Erase, or Block Lock command sequence. Reads from
the device after any of these command sequences outputs the device’s status until
another valid command is written (e.g. the Read Array command).
The Status Register is read using single asynchronous-mode or synchronous burst
mode reads. SRD is output on DQ[7:0], while 0x00 is output on DQ[15:8]. In
asynchronous mode the falling edge of OE#, or CE# (whichever occurs first) updates
and latches the Status Register contents. However, when reading the Status Register in
synchronous burst mode, CE# or ADV# must be toggled to update SRD.
The Device Ready Status bit (SR.7) provides overall status of the device. SR[6:1]
present status and error information about the program, erase, suspend, VPP, and
block-locked operations.
Suspend
Status
Erase
ESS
6
1
Name
Command
Sequence
Error
Check Status
Erase/Blank
2
ES
5
0 = Device is busy; program or erase cycle in progress; SR.0 valid.
1 = Device is ready; SR[6:1] are valid.
0 = Erase suspend not in effect.
1 = Erase suspend in effect.
SR.5
0 = VPP within acceptable limits during program or erase operation.
1 = VPP < V
0 = Program suspend not in effect.
1 = Program suspend in effect.
0 = Block not locked during program or erase.
1 = Block locked during program or erase; operation aborted.
After Buffered Enhanced Factory Programming (BEFP) data is loaded into the
buffer:
0 = BEFP complete.
1 = BEFP in-progress.
0
0
1
1
Program
Status
PS
4
SR.4
0
1
0
1
PPLK
Description
Program or Erase operation successful.
Program error -operation aborted.
Erase or Blank Check error - operation aborted.
Command sequence error - command aborted.
during program or erase operation.
VPP Status
VPPS
3
Description
Suspend
Program
Status
PSS
2
Block-Locked
Status
Order Number: 208034-04
BLS
1
Default Value = 0x80
BEFP Write
P33-65nm
Status
BWS
0
Jul 2011

Related parts for RC28F128P33BF60A