AT89C51ID2 Atmel Corporation, AT89C51ID2 Datasheet - Page 115
AT89C51ID2
Manufacturer Part Number
AT89C51ID2
Description
Manufacturer
Atmel Corporation
Specifications of AT89C51ID2
Flash (kbytes)
64 Kbytes
Max. Operating Frequency
60 MHz
Cpu
8051-12C
Max I/o Pins
32
Spi
1
Twi (i2c)
1
Uart
1
Sram (kbytes)
2
Eeprom (bytes)
2048
Self Program Memory
API
Operating Voltage (vcc)
2.7 to 5.5
Timers
4
Isp
UART
Watchdog
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT89C51ID2-IM
Manufacturer:
ATMEL
Quantity:
3 233
Company:
Part Number:
AT89C51ID2-RLTUM
Manufacturer:
ATMEL
Quantity:
13 937
Company:
Part Number:
AT89C51ID2-SLSIM
Manufacturer:
ATMEL
Quantity:
5 510
Company:
Part Number:
AT89C51ID2-SLSIM
Manufacturer:
TI
Quantity:
5 510
Company:
Part Number:
AT89C51ID2-SLSUM
Manufacturer:
BROADCOM
Quantity:
2 000
Reduced EMI Mode
4289C–8051–11/05
The ALE signal is used to demultiplex address and data buses on port 0 when used with
external program or data memory. Nevertheless, during internal code execution, ALE
signal is still generated. In order to reduce EMI, ALE signal can be disabled by setting
AO bit.
The AO bit is located in AUXR register at bit location 0. As soon as AO is set, ALE is no
longer output but remains active during MOVX and MOVC instructions and external
fetches. During ALE disabling, ALE pin is weakly pulled high.
Table 87. AUXR Register
AUXR - Auxiliary Register (8Eh)
Reset Value = XX00 10’HSB. XRAM’0b
Not bit addressable
Number
Bit
7
-
7
6
5
4
3
2
1
0
Mnemonic Description
EXTRAM
XRS2
XRS1
XRS0
Bit
AO
M0
6
-
-
-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
Reserved
The value read from this bit is indeterminate. Do not set this bit.
Pulse length
Cleared to stretch MOVX control: the RD/ and the WR/ pulse length is 6 clock
periods (default).
Set to stretch MOVX control: the RD/ and the WR/ pulse length is 30 clock
periods.
XRAM Size
0 0 0 256 bytes
0 0 1 512 bytes
0 1 0 768 bytes(default)
0 1 1 1024 bytes
1 0 0 1792 bytes
EXTRAM bit
Cleared to access internal XRAM using movx @ Ri/ @ DPTR.
Set to access external memory.
Programmed by hardware after Power-up regarding Hardware Security Byte
(HSB), default setting, XRAM selected.
ALE Output bit
Cleared, ALE is emitted at a constant rate of 1/6 the oscillator frequency (or 1/3 if
X2 mode is used). (default) Set, ALE is active only during a MOVX or MOVC
instruction is used.
XRS2 XRS1XRS0XRAM size
M0
5
XRS2
4
XRS1
3
XRS0
2
AT89C51ID2
EXTRAM
1
AO
0
115