ATxmega16A4 Atmel Corporation, ATxmega16A4 Datasheet - Page 273

• Manufacturer Part Number: ATxmega16A4
• Manufacturer: Atmel Corporation

Specifications of ATxmega16A4

• Flash (kbytes): 16 Kbytes
• Pin Count: 44
• Max. Operating Frequency: 32 MHz
• Cpu: 8-bit AVR
• # Of Touch Channels: 16
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 34
• Ext Interrupts: 34
• Usb Speed: No
• Usb Interface: No
• Spi: 7
• Twi (i2c): 2
• Uart: 5
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 12
• Adc Resolution (bits): 12
• Adc Speed (ksps): 2000
• Analog Comparators: 2
• Resistive Touch Screen: No
• Dac Channels: 2
• Dac Resolution (bits): 12
• Temp. Sensor: Yes
• Crypto Engine: AES/DES
• Sram (kbytes): 3.3
• Eeprom (bytes): 1024
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: Yes
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.6 to 3.6
• Operating Voltage (vcc): 1.6 to 3.6
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 5
• Output Compare Channels: 16
• Input Capture Channels: 16
• Pwm Channels: 16
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

24.7.2
24.8
8077H–AVR–12/09
SDRAM Configuration
Multiplexing Data with Address Byte 0 and 1
When the data byte and address byte 0 (AD[7:0]), and address byte 1 (A[15:8]) are multiplexed,
they are output from the same port, and the ALE1 and ALE2 signal from the device control the
external address latches.
Figure 24-7. Multiplexed SRAM LPC connection using ALE1 and ALE2
Chip Select 3 on the EBI can be configured from SDRAM operation, and the EBI must be config-
ured for 3-Port or 4-Port interface. The SDRAM can be configured for 4-bit or 8-bit data bus, and
4-Port interface must be used for 8-bit data bus. The SDRAM interface signals from the EBI to
the SDRAM is listed in
Table 24-2.
Signal
CS
WE
RAS
CAS
DQM
CKE
CLK
BA[1:0]
A[12:0]
A[10]
D[7:0]
SDRAM Interface signals
EBI
Description
Chip Select
Write Enable
Row Address Strobe
Column Address Strobe
Data Mask Signal/ Output Enable
Clock Enable
Clock
Bank Address
Address bus
Precharge
Data bus
Table 24-2 on page
A[19:16]
A[15:8]/
AD[7:0]
ALE1
ALE2
D
G
273.
Q
D
G
Q
D[7:0]
A[7:0]
A[15:8]
A[19:16]
SRAM
XMEGA A
273