AD9222 Analog Devices, AD9222 Datasheet - Page 35
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
AD9222
Manufacturer Part Number
AD9222
Description
Octal, 12-Bit, 40/50/65 MSPS Serial LVDS 1.8 V A/D Converter
Manufacturer
Analog Devices
Datasheet
1.AD9222.pdf
(60 pages)
Specifications of AD9222
Resolution (bits)
12bit
# Chan
8
Sample Rate
65MSPS
Interface
LVDS,Ser
Analog Input Type
Diff-Uni
Ain Range
2 V p-p
Adc Architecture
Pipelined
Pkg Type
CSP
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9222ABCPZ-50
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD9222ABCPZ-65
Manufacturer:
RENESAS
Quantity:
101
Part Number:
AD9222ABCPZ-65
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD9222BCPZ-40
Manufacturer:
AD
Quantity:
1 001
Part Number:
AD9222BCPZ-40
Manufacturer:
AD
Quantity:
20 000
Company:
Part Number:
AD9222BCPZ-50
Manufacturer:
AD
Quantity:
1 001
Company:
Part Number:
AD9222BCPZ-50
Manufacturer:
ADI
Quantity:
280
Company:
Part Number:
AD9222BCPZ-65
Manufacturer:
AD
Quantity:
1 001
Data Sheet
SCLK
Table 15. Serial Timing Definitions
Parameter
t
t
t
t
t
t
t
t
t
SDIO
DS
DH
CLK
S
H
HI
LO
EN_SDIO
DIS_SDIO
CSB
DON’T CARE
DON’T CARE
Timing (Minimum, ns)
5
2
40
5
2
16
16
10
10
t
S
R/W
t
DS
W1
W0
t
DH
A12
Description
Setup time between the data and the rising edge of SCLK
Hold time between the data and the rising edge of SCLK
Period of the clock
Setup time between CSB and SCLK
Hold time between CSB and SCLK
Minimum period that SCLK should be in a logic high state
Minimum period that SCLK should be in a logic low state
Minimum time for the SDIO pin to switch from an input to an output relative to the SCLK
falling edge (not shown in Figure 84)
Minimum time for the SDIO pin to switch from an output to an input relative to the SCLK rising
edge (not shown in Figure 84)
A11
t
HI
A10
t
Figure 84. Serial Timing Details
LO
A9
Rev. F | Page 35 of 60
t
CLK
A8
A7
D5
D4
D3
D2
D1
D0
t
H
DON’T CARE
AD9222
DON’T CARE