AD9222 Analog Devices, AD9222 Datasheet - Page 36

no-image

AD9222

Manufacturer Part Number
AD9222
Description
Octal, 12-Bit, 40/50/65 MSPS Serial LVDS 1.8 V A/D Converter
Manufacturer
Analog Devices
Datasheet

Specifications of AD9222

Resolution (bits)
12bit
# Chan
8
Sample Rate
65MSPS
Interface
LVDS,Ser
Analog Input Type
Diff-Uni
Ain Range
2 V p-p
Adc Architecture
Pipelined
Pkg Type
CSP

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9222ABCPZ-50
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9222ABCPZ-65
Manufacturer:
RENESAS
Quantity:
101
Part Number:
AD9222ABCPZ-65
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9222BCPZ-40
Manufacturer:
AD
Quantity:
1 001
Part Number:
AD9222BCPZ-40
Manufacturer:
AD
Quantity:
20 000
Part Number:
AD9222BCPZ-50
Manufacturer:
AD
Quantity:
1 001
Part Number:
AD9222BCPZ-50
Manufacturer:
ADI
Quantity:
280
Part Number:
AD9222BCPZ-65
Manufacturer:
AD
Quantity:
1 001
AD9222
MEMORY MAP
READING THE MEMORY MAP TABLE
Each row in the memory map register table (Table 16) has eight
address locations. The memory map is divided into three sections:
the chip configuration register map (Address 0x00 to Address 0x02),
the device index and transfer register map (Address 0x05 and
Address 0xFF), and the ADC functions register map (Address 0x08
to Address 0x22).
The leftmost column of the memory map indicates the register
address number, and the default value is shown in the second right-
most column. The (MSB) Bit 7 column is the start of the default
hexadecimal value given. For example, Address 0x09, the clock
register, has a default value of 0x01, meaning Bit 7 = 0, Bit 6 = 0,
Bit 5 = 0, Bit 4 = 0, Bit 3 = 0, Bit 2 = 0, Bit 1 = 0, and Bit 0 = 1, or
0000 0001 in binary. This setting is the default for the duty cycle
stabilizer in the on condition. By writing a 0 to Bit 6 of this address,
the duty cycle stabilizer turns off. For more information on this
and other functions, consult the
Interfacing to High Speed ADCs via SPI.
AN-877
Application Note,
Rev. F | Page 36 of 60
RESERVED LOCATIONS
Undefined memory locations should not be written to except
when writing the default values suggested in this data sheet.
Addresses that have values marked as 0 should be considered
reserved and have a 0 written into their registers during power-up.
DEFAULT VALUES
When the
preloaded with default values. These values are indicated in
Table 16, where an X refers to an undefined feature.
LOGIC LEVELS
An explanation of various registers follows: “Bit is set” is
synonymous with “bit is set to Logic 1” or “writing Logic 1 for
the bit. ” Similarly, “clear a bit” is synonymous with “bit is set to
Logic 0” or “writing Logic 0 for the bit. ”
AD9222
comes out of a reset, critical registers are
Data Sheet

Related parts for AD9222