AD7492 Analog Devices, AD7492 Datasheet - Page 14

• Manufacturer Part Number: AD7492
• Description: 1MSPS, 4mW Internal Ref & Clk, 12-Bit Parallel ADC
• Manufacturer: Analog Devices

Specifications of AD7492

• Resolution (bits): 12bit
• # Chan: 1
• Sample Rate: 1MSPS
• Interface: Par
• Analog Input Type: SE-Uni
• Ain Range: Uni 2.5V
• Adc Architecture: SAR
• Pkg Type: SOIC,SOP

AD7492
AC ACQUISITION TIME
In ac applications, it is recommended to always buffer analog
input signals. The source impedance of the drive circuitry must
be kept as low as possible to minimize the acquisition time of
the ADC. Large values of impedance at the V
cause the THD to degrade at high input frequencies.
Table 6. Dynamic Performance Specifications
Input
Buffers
AD9631
AD797
DC ACQUISITION TIME
The ADC starts a new acquisition phase at the end of a
conversion and ends it on the falling edge of the CONVST
signal. At the end of the conversion, there is a settling time
associated with the sampling circuit. This settling time lasts
120 ns. The analog signal on V
settling time; therefore, the minimum acquisition time needed
is 120 ns.
Figure 17 shows the equivalent charging circuit for the sampling
capacitor when the ADC is in its acquisition phase. R3
represents the source impedance of a buffer amplifier or
resistive network, R1 is an internal switch resistance, R2 is for
bandwidth control, and C1 is the sampling capacitor. C2 is
back-plate capacitance and switch parasitic capacitance.
During the acquisition phase the sampling capacitor must be
charged to within 0.5 LSB of its final value.
111...111
111...110
111...000
011...111
000...010
000...001
000...000
SNR
500 kHz
69.5
69.6
R3
Figure 16. Transfer Characteristic for 12 Bits
Figure 17. Equivalent Analog Input Circuit
0V 1/2LSB
V
IN
THD
500 kHz
80
81.6
ANALOG INPUT
IN
125Ω
R1
is also acquired during this
8pF
1LSB = V
C2
Typical Amplifier Current
Consumption
17 mA
8.2 mA
+V
REF
–1LSB
22pF
REF
C1
/4096
IN
pin of the ADC
R2
636Ω
Rev. A | Page 14 of 24
ANALOG INPUT
Figure 18 shows the equivalent circuit of the analog input
structure of the AD7492. The two diodes, D1 and D2, provide
ESD protection for the analog inputs. The Capacitor C3 is
typically about 4 pF and can be primarily attributed to pin
capacitance. The Resistor R1 is an internal switch resistance.
This resistor is typically about 125 Ω. The Capacitor C1 is the
sampling capacitor while R2 is used for bandwidth control.
PARALLEL INTERFACE
The parallel interface of the AD7492 is 12 bits wide. The output
data buffers are activated when both CS and RD are logic low. At
this point the contents of the data register are placed onto the data
bus. Figure 19 shows the timing diagram for the parallel port.
Figure 20 shows the timing diagram for the parallel port when
CS and RD are tied permanently low. In this setup, once the
BUSY line goes from high to low, the conversion process is
completed. The data is available on the output bus slightly
before the falling edge of BUSY.
Note that the data bus cannot change state while the A/D is
doing a conversion, as this would have a detrimental effect on
the conversion in progress. The data out lines go three-state
again when either the RD or CS line goes high. Thus the CS can
be tied low permanently, leaving the RD line to control
conversion result access. Please reference the V
output voltage levels.
OPERATING MODES
The AD7492 has two possible modes of operation depending
on the state of the CONVST pulse at the end of a conversion,
Mode 1 and Mode 2.
Mode 1 (High-Speed Sampling)
In this mode of operation the CONVST pulse is brought high
before the end of conversion, that is, before BUSY goes low (see
Figure 20). If the CONVST pin is brought from high-to-low
while BUSY is high, the conversion is restarted. When
operating in this mode a new conversion should not be initiated
until 140 ns after BUSY goes low. This acquisition time allows
the track/hold circuit to accurately acquire the input signal. As
mentioned earlier, a read should not be done during a
conversion. This mode facilitates the fastest throughput times
for the AD7492.
V
IN
4pF
C3
Figure 18. Equivalent Analog Input Circuit
V
DD
D1
D2
125Ω
R1
8pF
C2
22pF
C1
636Ω
DRIVE
R2
section for