AD9240 Analog Devices, AD9240 Datasheet - Page 20

• Manufacturer Part Number: AD9240
• Description: Complete 14-Bit, 10 MSPS Monolithic A/D Converter
• Manufacturer: Analog Devices

Specifications of AD9240

• Resolution (bits): 14bit
• # Chan: 1
• Sample Rate: 10MSPS
• Interface: Par
• Analog Input Type: Diff-Uni,SE-Uni
• Ain Range: (2Vref) p-p,2 V p-p,5V p-p,Uni (Vref) x 2,Uni 2.0V,Uni 5.0V
• Adc Architecture: Pipelined
• Pkg Type: QFP

AD9240
Analog and Digital Supply Decoupling
The AD9240 features separate analog and digital supply and
ground pins, helping to minimize digital corruption of sensitive
analog signals.
Figure 48 shows the power supply rejection ratio vs. frequency
for a 200 mV p-p ripple applied to both AVDD and DVDD.
In general, AVDD, the analog supply, should be decoupled to
AVSS, the analog common, as close to the chip as physically
possible. Figure 49 shows the recommended decoupling for the
analog supplies; 0.1 F ceramic chip capacitors should provide
adequately low impedance over a wide frequency range. Note
that the AVDD and AVSS pins are co-located on the AD9240
to simplify the layout of the decoupling capacitors and provide
the shortest possible PCB trace lengths. The AD9240/EB power
plane layout, shown in Figure 58, depicts a typical arrangement
using a multilayer PCB.
The CML is an internal analog bias point used internally by the
AD9240. This pin must be decoupled with at least a 0.1 F
capacitor as shown in Figure 50. The dc level of CML is ap-
proximately AVDD/2. This voltage should be buffered if it is to
be used for any external biasing.
The digital activity on the AD9240 chip falls into two general
categories: correction logic and output drivers. The internal
correction logic draws relatively small surges of current, mainly
during the clock transitions. The output drivers draw large
current impulses while the output bits are changing. The size
and duration of these currents are a function of the load on the
120
100
80
60
40
1
Figure 49. Analog Supply Decoupling
Figure 48. PSRR vs. Frequency
0.1 F
0.1 F
Figure 50. CML Decoupling
0.1 F
10
FREQUENCY – kHz
AVDD
CML
DVDD
AVDD
AVSS
AVDD
AVSS
AD9240
AD9240
100
1000
–20–
output bits: large capacitive loads are to be avoided. Note that the
internal correction logic of the AD9240 is referenced DVDD
while the output drivers are referenced to DRVDD.
The decoupling shown in Figure 51, a 0.1 F ceramic chip
capacitor, is appropriate for a reasonable capacitive load on the
digital outputs (typically 20 pF on each pin). Applications
involving greater digital loads should consider increasing the
digital decoupling proportionally and/or using external buffers/
latches.
A complete decoupling scheme will also include large tantalum
or electrolytic capacitors on the PCB to reduce low-frequency
ripple to negligible levels. For more information regarding the
placement of decoupling capacitors, refer to the AD9240/EB
schematic and layouts in Figures 54–58.
APPLICATIONS
Direct IF Down Conversion Using the AD9240
Sampling IF signals above an ADC’s baseband region (i.e., dc
to F
applications. This process is often referred to as Direct IF Down
Conversion or Undersampling. There are several potential benefits
in using the ADC to alias (or mix) down a narrowband or wide-
band IF signal. First and foremost is the elimination of a
complete mixer stage with its associated amplifiers and filters
reducing cost and power dissipation. Second is the ability to
apply various DSP techniques to perform such functions as
filtering, channel selection, quadrature demodulation, data
reduction, detection, etc. A detailed discussion on using this
technique in digital receivers can be found in Analog Devices
Application Notes AN-301 and AN-302.
In Direct IF Down Conversion applications, one exploits the
inherent sampling process of an ADC in which an IF signal
lying outside the baseband region can be aliased back into the
baseband region in a similar manner that a mixer will downconvert
an IF signal. Similar to the mixer topology, an image rejection
filter is required to limit other potential interfering signals from
also aliasing back into the ADC’s baseband region. A tradeoff
exists between the complexity of this image rejection filter and
the sample rate as well as dynamic range of the ADC.
Until recently, the actual implementation of Direct IF Down
Conversion has been limited by the lack of cost-effective ADCs
with sufficiently wide dynamic range and high sample rates for
IFs beyond 10.7 MHz. Since the performance of the AD9240
in the differential mode of operation extends well beyond its
baseband region, it may be well suited as a mix-down converter
in narrowband as well as some wideband applications. Also,
with the full-power bandwidth of the AD9240 extending beyond
60 MHz, various IF frequencies exist over this frequency range
in which the AD9240 maintains excellent dynamic performance.
Figure 52 shows the AD9240 configured in an IF sampling
application at 37.5 MHz. To reduce the complexity of the
digital demodulator in many quadrature demodulation applica-
tions, the IF frequency and/or sample rate are selected such that
S
/2) is becoming increasingly popular in communication
0.1 F
Figure 51. Digital Supply Decoupling
DVDD
DVSS
AD9240
DRVDD
DRVSS
0.1 F
REV.
B