AD5662 Analog Devices, AD5662 Datasheet
AD5662
Specifications of AD5662
Available stocks
Related parts for AD5662
AD5662 Summary of contents
Page 1
... Digital gain and offset adjustment Programmable voltage and current sources Programmable attenuators GENERAL DESCRIPTION The AD5662, a member of the nanoDAC family low power, single, 16-bit buffered voltage-out DAC that operates from a single 2 5.5 V supply and is guaranteed monotonic by design. The AD5662 requires an external reference voltage to set the output range of the DAC ...
Page 2
... Microprocessor Interfacing ...................................................... 16 Applications..................................................................................... 18 Choosing a Reference for the AD5662.................................... 18 Using a Reference as a Power Supply for the AD5662 .......... 18 Bipolar Operation Using the AD5662..................................... 19 Using the AD5662 as an Isolated, Programmable, 4-20 mA Process Controller...................................................................... 19 Using AD5662 with a Galvanically Isolated Interface........... 20 ...
Page 3
... LSB change around major carry nV-s Ω μs Coming out of power-down mode μ REF DD μ 3.6 V REF kΩ μA All digital inputs AD5662 = 5 V/3 V ±10% DD ...
Page 4
... AD5662 Parameter POWER REQUIREMENTS (Normal Mode (All Power-Down Modes POWER EFFICIENCY I /I OUT DD 1 Temperature range is as follows: Y version: −40°C to +125°C, typical at +25° specifications tested with the outputs unloaded, unless otherwise stated. Linearity calculated using a reduced code range of 512 to 65024. ...
Page 5
... SCLK high time SCLK low time SYNC to SCLK falling edge setup time Data setup time Data hold time SCLK falling edge to SYNC rising edge Minimum SYNC high time SYNC rising edge to SCLK fall ignore SCLK falling edge to SYNC fall ignore AD5662 ...
Page 6
... AD5662 ABSOLUTE MAXIMUM RATINGS T = 25°C, unless otherwise noted. A Table 3. Parameter V to GND GND OUT V to GND GND REF Digital Input Voltage to GND Operating Temperature Range Industrial (Y Version) Storage Temperature Range Junction Temperature (T max) J Power Dissipation SOT-23 Package (4-Layer Board) θ ...
Page 7
... REF TOP VIEW V SCLK 3 6 (Not to Scale SYNC 4 5 OUT Figure 3. Pin Configuration should be connected clock cycle unless SYNC is taken high before this edge, in which case the Rev Page AD5662 should be decoupled to GND. DD for normal operation. OUT ...
Page 8
... AD5662 TYPICAL PERFORMANCE CHARACTERISTICS REF 25° –2 –4 –6 –8 – 10k 15k 20k 25k 30k 35k 40k 45k 50k 55k 60k 65k CODE Figure 4. Typical INL Plot Figure 5. Typical DNL Plot REF T = 25° ...
Page 9
... Rev Page ZERO-SCALE ERROR OFFSET ERROR 3.2 3.7 4.2 4.7 5 5.5V REF ( μ Figure 14. I Histogram with DAC LOADED WITH = V = 5V, 3V REF ZERO SCALE – SINKING CURRENT DAC LOADED WITH FULL SCALE – SOURCING CURRENT –3 –2 – (mA) AD5662 5 ...
Page 10
... AD5662 250 T = 25° 200 150 100 50 0 512 10512 20512 30512 40512 CODE Figure 16. Supply Current vs. Code 160 V =5V DD 140 120 100 –40 – TEMPERATURE (°C) Figure 17. Supply Current vs. Temperature 160 T = 25°C ...
Page 11
... SAMPLE NUMBER REF T = 25°C A 20nS/SAMPLE NUMBER DAC LOADED WITH MIDSCALE DIGITAL FEEDTHROUGH = 0.06nV.s 50 100 150 200 250 300 350 400 450 500 550 SAMPLE NUMBER Figure 27. Digital Feedthrough AD5662 ...
Page 12
... AD5662 – 25°C A –30 DAC LOADED WITH FULL SCALE = 2V ± 0.3Vp-p V REF –40 –50 –60 –70 –80 –90 –100 Figure 28. Total Harmonic Distortion REF 25° CAPACITANCE (nF) Figure 29 ...
Page 13
... DAC register. Ideally, the output should The zero-code error is always positive in the AD5662 because the output of the DAC cannot go below due to a combination of the offset errors in the DAC and the output amplifier. Zero-code error is expressed in mV. A plot of zero-code error vs ...
Page 14
... OUTPUT AMPLIFIER SERIAL INTERFACE The AD5662 has a 3-wire serial interface ( SYNC , SCLK, and DIN) that is compatible with SPI, QSPI, and MICROWIRE interface standards as well as with most DSPs. See a timing diagram of a typical write sequence. The write sequence begins by bringing the SYNC line low. Data from the DIN line is clocked into the 24-bit shift register on the falling edge of SCLK ...
Page 15
... The AD5662 family contains a power-on reset circuit that controls the output voltage during power-up. The AD5662x-1 DAC output powers and the AD5662x-2 DAC output powers up to midscale. The output remains there until a valid write sequence is made to the DAC. This is useful in applications where it is important to know the state of the output of the DAC while the process of powering up ...
Page 16
... SPORT1 and SPORT0, for serial and multiprocessor communications. Using SPORT0 to connect to the AD5662, the setup for the interface is as follows. DT0PRI drives the DIN pin of the AD5662, while TSCLK0 drives the SCLK of the part. The SYNC is driven from TFS0. ADSP-BF53x* ...
Page 17
... Figure 39. AD5662 to 80C51/80L51 Interface AD5662 to MICROWIRE Interface Figure 40 shows an interface between the AD5662 and any MICROWIRE-compatible device. Serial data is shifted out on the falling edge of the serial clock and is clocked into the AD5662 on the rising edge of the SK. *ADDITIONAL PINS OMITTED FOR CLARITY AD5662* ...
Page 18
... for example The voltage reference outputs a steady supply voltage for the AD5662; see Table 6 for a suitable reference. If the low drop- out REF195 is used, it must supply 250 μA of current to the AD5662, with no load on the output of the DAC. When the DAC output is loaded, the REF195 also needs to supply the current to the load. The total current required (with a 5 kΩ ...
Page 19
... A circuit that performs this function is shown in Figure 43. Using the AD5662 as the controller, the circuit provides a programmable output current mA, proportional to the DAC’s digital code. Biasing for the controller is provided by the ADR02 and requires no external trim for two reasons: (1) the ADR02’ ...
Page 20
... The printed circuit board containing the AD5662 should have separate analog and digital sections, each having its own area of the board. If the AD5662 system where other devices require an AGND-to-DGND connection, the connection should be made at one point only. This ground point should be as close as possible to the AD5662. The power supply to the AD5662 should be bypassed with 10 μ ...
Page 21
... COMPLIANT TO JEDEC STANDARDS MO-178BA Figure 45. 8-Lead SOT-23 (RJ-8) Dimensions shown in millimeters 3.00 BSC 8 5 3.00 4.90 BSC BSC 4 PIN 1 0.65 BSC 1.10 MAX 0.15 0.00 0.38 0.23 0.22 0.08 COPLANARITY SEATING 0.10 PLANE COMPLIANT TO JEDEC STANDARDS MO-187AA Figure 46. 8-Lead Mini Small Outline Package [MSOP] (RM-8) Dimensions shown in millimeters Rev Page 0.60 8° 0.45 4° 0.30 0° 0.80 8° 0.60 0° 0.40 AD5662 ...
Page 22
... W = Qualified for Automotive Applications. AUTOMOTIVE PRODUCTS The AD5662WARMZ-1REEL7 model is available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that this automotive model may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade product shown is available for use in automotive applications ...
Page 23
... NOTES Rev Page AD5662 ...
Page 24
... AD5662 NOTES ©2005–2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D04777–0–12/10(A) Rev Page ...