ADM1075 Analog Devices, ADM1075 Datasheet - Page 29
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
ADM1075
Manufacturer Part Number
ADM1075
Description
?48 V Hot Swap Controller and Digital Power Monitor with PMBus Interface
Manufacturer
Analog Devices
Datasheet
1.ADM1075.pdf
(52 pages)
Specifications of ADM1075
Uv & Ov Detection
OV pin,UVH pin,UVL pin
I Monitor Accuracy (+/-%)
1%
Other Inputs
CONV Pin,RESTARTb,SHDNb
Other Outputs
GPO1/ALERT1b/CONV,GPO2/ALERT2B,LATCHb,PWRGDb,SPLYGDb
Package
28 ld TSSOP,28-ld LFCSP
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Data Sheet
SMBus MESSAGE FORMATS
Figure 54 to Figure 62 show all the SMBus protocols supported
by the ADM1075, along with the PEC variant. In these figures,
unshaded cells indicate that the bus host is actively driving the
bus; shaded cells indicate that the
Figure 54 to Figure 62 use the following abbreviations:
S = start condition
Sr = repeated start condition
P = stop condition
S
S
S
S
MASTER TO SLAVE
SLAVE TO MASTER
MASTER TO SLAVE
SLAVE TO MASTER
SLAVE ADDRESS
SLAVE ADDRESS
SLAVE ADDRESS
SLAVE ADDRESS
S
S
MASTER TO SLAVE
SLAVE TO MASTER
DATA BYTE HIGH
DATA BYTE HIGH
S
S
SLAVE ADDRESS
SLAVE ADDRESS
MASTER TO SLAVE
SLAVE TO MASTER
SLAVE ADDRESS
SLAVE ADDRESS
W
W
W
W
S
S
S
S
A
A
MASTER TO SLAVE
SLAVE TO MASTER
MASTER TO SLAVE
SLAVE TO MASTER
A
A
ADM1075
A
A
SLAVE ADDRESS
SLAVE ADDRESS
SLAVE ADDRESS
SLAVE ADDRESS
COMMAND CODE
COMMAND CODE
W
W
P
COMMAND CODE
COMMAND CODE
A
A
W
W
A
A
is driving the bus.
PEC
COMMAND CODE
COMMAND CODE
Figure 55. Receive Byte and Receive Byte with PEC
Figure 58. Write Word and Write Word with PEC
COMMAND CODE
COMMAND CODE
Figure 59. Read Word and Read Word with PEC
Figure 56. Write Byte and Write Byte with PEC
Figure 57. Read Byte and Read Byte with PEC
Figure 54. Send Byte and Send Byte with PEC
W
W
R
R
A
A
A
A
A
A
A
A
Sr
Sr
A
Rev. 0 | Page 29 of 52
P
DATA BYTE LOW
DATA BYTE LOW
SLAVE ADDRESS
SLAVE ADDRESS
DATA BYTE
DATA BYTE
DATA BYTE
DATA BYTE
A
A
Sr
Sr
A
A
SLAVE ADDRESS
SLAVE ADDRESS
R = read bit
W = write bit
A = acknowledge bit (0)
A = acknowledge bit (1)
“A” represents the ACK (acknowledge) bit. The ACK bit is typi-
cally active low (Logic 0) if the transmitted byte is successfully
received by a device. However, when the receiving device is the
bus master, the acknowledge bit for the last byte read is a Logic 1,
indicated by A .
DATA BYTE
DATA BYTE
A
A
A
A
A
A
R
R
P
P
A
A
DATA BYTE HIGH
DATA BYTE HIGH
DATA BYTE
DATA BYTE
PEC
PEC
R
R
A
A
A
A
P
DATA BYTE LOW
DATA BYTE LOW
PEC
A
A
A
A
A
A
P
P
P
P
PEC
A
PEC
A
A
P
ADM1075
A
A
P
P