ADM1168 Analog Devices, ADM1168 Datasheet - Page 25

• Manufacturer Part Number: ADM1168
• Description: Super Sequencer and Monitor with Nonvolatile Fault Recording
• Manufacturer: Analog Devices

Specifications of ADM1168

• # Supplies Monitored: 8
• Volt Monitoring Accuracy: 1%
• # Output Drivers: 8
• Fet Drive/enable Output: Both
• Package: 32 ld LQFP

•
•
Block Write
In a block write operation, the master device writes a block of
data to a slave device, as shown in Figure 34. The start address
for a block write must have been set previously. In the ADM1168,
a send byte operation sets a RAM address, and a write byte/word
operation sets an EEPROM address as follows:
1.
2.
3.
4.
5.
6.
7.
8.
9.
10. The master asserts a stop condition on SDA to end the
S
1
To set up a 2-byte EEPROM address for a subsequent read,
write, block read, block write, or page erase. In this case, the
command byte is the high byte of EEPROM Address 0xF8
to EEPROM Address 0xFB. The only data byte is the low
byte of the EEPROM address, as shown in Figure 31.
Because a page consists of 32 bytes, only the three MSBs of
the address low byte are important for page erasure. The
lower five bits of the EEPROM address low byte specify the
addresses within a page and are ignored during an erase
operation.
To write a single byte of data to the EEPROM. In this case, the
command byte is the high byte of EEPROM Address 0xF8
to EEPROM Address 0xFB. The first data byte is the low
byte of the EEPROM address, and the second data byte is
the actual data, as shown in Figure 32.
The master device asserts a start condition on SDA.
The master sends the 7-bit slave address followed by
the write bit (low).
The addressed slave device asserts ACK on SDA.
The master sends a command code that tells the slave
device to expect a block write. The ADM1168 command
code for a block write is 0xFC (1111 1100).
The slave asserts ACK on SDA.
The master sends a data byte that tells the slave device how
many data bytes are being sent. The SMBus specification
allows a maximum of 32 data bytes in a block write.
The slave asserts ACK on SDA.
The master sends N data bytes.
The slave asserts ACK on SDA after each data byte.
transaction.
ADDRESS
SLAVE
1
S
ADDRESS
2
SLAVE
2
W A
Figure 32. Single Byte Write to the EEPROM
Figure 31. Setting an EEPROM Address
3
W A
(0xF8 TO 0xFB)
HIGH BYTE
3
ADDRESS
EEPROM
(0xF8 TO 0xFB)
HIGH BYTE
4
ADDRESS
EEPROM
4
A
5
(0x00 TO 0xFF)
1
S
5
A
LOW BYTE
ADDRESS
EEPROM
ADDRESS
SLAVE
(0x00 TO 0xFF)
6
LOW BYTE
ADDRESS
2
EEPROM
6
W A
A
7
DATA
3
Figure 34. Block Write to the EEPROM or RAM
8
7
A
COMMAND 0xFC
(BLOCK WRITE)
P
8
9
A
10
P
4
Rev. 0 | Page 25 of 28
A
5
COUNT
BYTE
6
A
7
Unlike some EEPROM devices that limit block writes to within
a page boundary, there is no limitation on the start address when
performing a block write to EEPROM, except when
•
•
Note that the ADM1168 features a clock extend function for
writes to the EEPROM. Programming an EEPROM byte takes
approximately 250 μs, which limits the SMBus clock for repeated
or block write operations. The ADM1168 pulls SCL low and
extends the clock pulse when it cannot accept any more data.
READ OPERATIONS
The ADM1168 uses the following SMBus read protocols.
Receive Byte
In a receive byte operation, the master device receives a single
byte from a slave device, as follows:
1.
2.
3.
4.
5.
6.
In the ADM1168, the receive byte protocol is used to read a
single byte of data from a RAM or EEPROM location whose
address has previously been set by a send byte or write byte/
word operation, as shown in Figure 33.
DATA
8
1
There must be at least N locations from the start address to
the highest EEPROM address (0xFBFF) to avoid writing to
invalid addresses.
An address crosses a page boundary. In this case, both
pages must be erased before programming.
The master device asserts a start condition on SDA.
The master sends the 7-bit slave address followed by the
read bit (high).
The addressed slave device asserts ACK on SDA.
The master receives a data byte.
The master asserts NACK on SDA.
The master asserts a stop condition on SDA, and the
transaction ends.
A
9
DATA
Figure 33. Single Byte Read from the EEPROM or RAM
2
1
S
A
ADDRESS
DATA
SLAVE
N
2
A P
10
R
A
3
DATA
4
A
5
P
6
ADM1168