LPC1820FET100 NXP Semiconductors, LPC1820FET100 Datasheet - Page 71

• Manufacturer Part Number: LPC1820FET100
• Description: The LPC1820FET100 is a high-performance, cost-effective Cortex-M3 microcontroller featuring 168 kB of SRAM, and advanced peripherals including High Speed USB 2
• Manufacturer: NXP Semiconductors

NXP Semiconductors
Table 4.
[1]
LPC1850_30_20_10
Preliminary data sheet
Boot mode BOOT_SRC
USB1
SPI (SSP)
USART3
The boot loader programs the appropriate pin function at reset to boot using either SSP0 or SPIFI.
Boot mode when OTP BOOT_SRC bits are programmed
bit 3
0
1
1
Table 5.
[1]
Boot mode
USART0
SPIFI
EMC 8-bit
EMC 16-bit
EMC 32-bit
USB0
USB1
SPI (SSP)
USART3
BOOT_SRC
bit 2
1
0
0
The boot loader programs the appropriate pin function at reset to boot using the SSP0 or SPIFI.
Boot mode when OPT BOOT_SRC bits are zero
All information provided in this document is subject to legal disclaimers.
BOOT_SRC
bit 1
1
0
0
Pins
P2_9
LOW
LOW
LOW
LOW
LOW
LOW
LOW
LOW
HIGH
Rev. 3.1 — 15 December 2011
HIGH
P2_8
LOW
LOW
LOW
LOW
HIGH
HIGH
HIGH
LOW
BOOT_SRC
bit 0
1
0
1
P1_2
LOW
LOW
HIGH
HIGH
LOW
LOW
HIGH
HIGH
LOW
…continued
Description
Boot from USB1.
Boot from SPI flash connected to the SSP0
interface on P3_3 (function SSP0_SCK), P3_6
(function SSP0_MISO), P3_7 (function
SSP0_MOSI), and P3_8 (function SSP0_SSEL)
Boot from device connected to USART3 using pins
P2_3 and P2_4.
P1_1
LOW
HIGH
LOW
HIGH
LOW
HIGH
LOW
HIGH
LOW
32-bit ARM Cortex-M3 microcontroller
LPC1850/30/20/10
Description
Boot from device connected to USART0
using pins P2_0 and P2_1.
Boot from Quad SPI flash connected to
the SPIFI interface on P3_3 to P3_8
Boot from external static memory (such
as NOR flash) using CS0 and an 8-bit
data bus.
Boot from external static memory (such
as NOR flash) using CS0 and a 16-bit
data bus.
Boot from external static memory (such
as NOR flash) using CS0 and a 32-bit
data bus.
Boot from USB0
Boot from USB1.
Boot from SPI flash connected to the
SSP0 interface on P3_3 (function
SSP0_SCK), P3_6 (function
SSP0_MISO), P3_7 (function
SSP0_MOSI), and P3_8 (function
SSP0_SSEL)
Boot from device connected to USART3
using pins P2_3 and P2_4.
[1]
.
© NXP B.V. 2011. All rights reserved.
71 of 157
[1]
[1]
.
.