GS1560A Gennum Corporation, GS1560A Datasheet - Page 41

• Manufacturer Part Number: GS1560A
• Description: Reclocking Deserializer For HD-SDI, Sd-sdi & Dvb-asi With Loop Thru Cable Driver. 3.3/1.8V Supply.
• Manufacturer: Gennum Corporation

3.10.4.2 Data Format Indication
The luma and chroma data format codes will be reported in
the YDATA_FORMAT[3:0] and CDATA_FORMAT[3:0] bits of
the VIDEO_STANDARD register when the device is
operating in HD mode, (SD/HD = LOW).
In SD or DVB-ASI mode, the data format code will only
appear
CDATA_FORMAT[3:0] bits will be set to 'F
represent the data formats listed in Table 10.
3.10.5 Error Detection and Indication
The GS1560A contains a number of error detection
functions to enhance operation of the device when
operating in SMPTE mode. These functions, (except lock
error detection), will not be available in either DVB-ASI or
Data-Through operating modes (see sections 3.8 and 3.9).
The device maintains an error status register at address
000
has a specific flag or bit in this register which is set HIGH
whenever that error is detected.
The ERROR_STATUS register will be cleared at the start of
each video field or when read by the host interface, which
ever condition occurs first. This means that the line-based
error flags contained in this register are "sticky".
All bits of the ERROR_STATUS register except the
LOCK_ERR bit will also be cleared if a change in the video
standard is detected, or under the following conditions:
•
•
•
GENNUM CORPORATION
RESET_TRST is held LOW
LOCKED is asserted LOW
SMPTE_BYPASS is asserted LOW in slave mode
h
called ERROR_STATUS (Table 11). Each type of error
Table 10: Data Format Codes
YDATA_FORMAT[3:0] OR
in
CDATA_FORMAT[3:0]
the
9h ~ Eh
0h
1h
2h
3h
4h
5h
6h
7h
8h
Fh
YDATA_FORMAT[3:0]
SDTI DVCPRO - No ECC
SDTI DVCPRO - ECC
SDTI DVCAM
SDTI CP
Other SDTI fixed block size
Other SDTI variable block size
SDI
DVB-ASI
TDM data
h
Unknown data format
'. These codes
DATA FORMAT
bits.
The
41 of 55
The YDATA_FORMAT[3:0] and CDATA_FORMAT[3:0] bits of
the VIDEO_STANDARD register will default to 'F
device reset or power up. These bits will also default to 'F
if the device loses lock to the input data stream, (LOCKED
= LOW), or if Data-Through mode is enabled, (see section
3.9).
In addition to the ERROR_STATUS register, a register called
ERROR_MASK (Table 12) is included which allows the host
interface to select the specific error conditions that will be
detected. There is one bit in the ERROR_MASK register for
each type of error represented in the ERROR_STATUS
register.
The bits of the ERROR_MASK register will default to '0' after
device reset or power up, thus enabling all error types to be
detected. The host interface may disable individual error
detection by setting the corresponding bit HIGH in this
register.
Error conditions are also indicated to the application layer
via the status signal pin DATA_ERROR. This output pin is a
logical 'OR'ing of each error status flag stored in the
ERROR_STATUS register. DATA_ERROR is normally HIGH,
but will be set LOW by the device when an error condition
that has not been masked is detected.
Reserved
APPLICABLE STANDARDS
SMPTE 321M
SMPTE 321M
SMPTE 322M
SMPTE 326M
SMPTE 346M
-
-
-
-
-
h
27360-1
' after
h
'