GS1560A Gennum Corporation, GS1560A Datasheet - Page 6
![no-image](/images/manufacturer_photos/0/2/277/gennum_corporation_sml.jpg)
GS1560A
Manufacturer Part Number
GS1560A
Description
Reclocking Deserializer For HD-SDI, Sd-sdi & Dvb-asi With Loop Thru Cable Driver. 3.3/1.8V Supply.
Manufacturer
Gennum Corporation
Datasheet
1.GS1560A.pdf
(55 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
GS1560A
Manufacturer:
GENNUM
Quantity:
748
Company:
Part Number:
GS1560ACFE3
Manufacturer:
MURATA
Quantity:
47 600
Company:
Part Number:
GS1560ACFE3
Manufacturer:
GUNNUM
Quantity:
310
Company:
Part Number:
GS1560ACFE3
Manufacturer:
GUNNUM
Quantity:
1
1.2 PIN DESCRIPTIONS
GENNUM CORPORATION
NUMBER
PIN DESCRIPTIONS
PIN DESCRIPTIONS
PIN DESCRIPTIONS
PIN
6,8
10
1
2
3
4
5
7
9
PDBUFF_GND
DDI1, DDI1
BUFF_VDD
DVB_ASI
CP_VDD
PD_VDD
TERM1
IP_SEL
NAME
CD1
Synchronous
Synchronous
Synchronous
TIMING
Analog
Analog
Non
Non
Non
-
-
-
-
Output
Power
Power
Power
Power
TYPE
Input /
Input
Input
Input
Input
6 of 55
Power supply connection for the charge pump. Connect to +3.3V DC
analog.
Ground connection for the phase detector and serial digital input buffers.
Connect to analog GND.
Power supply connection for the phase detector. Connect to +1.8V DC
analog.
Power supply connection for the serial digital input buffers. Connect to
+1.8V DC analog.
STATUS SIGNAL INPUT
Signal levels are LVCMOS/LVTTL compatible.
Used to indicate the presence of a serial digital input signal. Normally
generated by a Gennum automatic cable equalizer.
When LOW, the serial digital input signal received at the DDI1 and DDI1
pins is considered valid.
When HIGH, the associated serial digital input signal is considered to be
invalid. In this case, the LOCKED signal is set LOW and all parallel outputs
are muted.
Differential input pair for serial digital input 1.
Termination for serial digital input 1. AC couple to PDBUFF_GND.
CONTROL SIGNAL INPUT / STATUS SIGNAL OUTPUT
Signal levels are LVCMOS/LVTTL compatible.
This pin will be an input set by the application layer in slave mode, and will
be an output set by the device in master mode.
Master Mode (MASTER/SLAVE = HIGH)
The DVB_ASI signal will be HIGH only when the device has locked to a
DVB-ASI compliant data stream. It will be LOW otherwise.
Slave Mode (MASTER/SLAVE = LOW)
When set HIGH in conjunction with SD/HD = HIGH and SMPTE_BYPASS =
LOW, the device will be configured to operate in DVB-ASI mode.
When set LOW, the device will not support the decoding or word
alignment of received DVB-ASI data.
CONTROL SIGNAL INPUT
Signal levels are LVCMOS/LVTTL compatible.
Used to select DDI1 / DDI1 or DDI2 / DDI2 as the serial digital input signal,
and CD1 or CD2 as the carrier detect input signal.
When set HIGH, DDI1 / DDI1 is selected as the serial digital input and
CD1 is selected as the carrier detect input signal.
When set LOW, DDI2 / DDI2 serial digital input and CD2 carrier detect
input signal is selected.
DESCRIPTION
27360-1