L64704 LSI Logic Corporation, L64704 Datasheet - Page 183
L64704
Manufacturer Part Number
L64704
Description
Satellite Decoder Technical Manual 5/97
Manufacturer
LSI Logic Corporation
Datasheet
1.L64704.pdf
(220 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
L64704BQC-60
Manufacturer:
LSI
Quantity:
20 000
- Current page: 183 of 220
- Download datasheet (2Mb)
Figure A.2
Quick Overview of
Serial Bus Write/Read
Cycles
SDATA
SDATA
SDATA
D[0]
Start Condition: The master (which drives the D[0]) indicates the start of a cycle by pulling SDATA to LOW when D[0] is HIGH.
Stop Condition: The master (which drives the D[0]) indicates the end of a cycle by releasing SDATA to HIGH when D[0] is HIGH.
Data Transfer: All data changes on the SDATA line happen only when clock is LOW, except for the special cases outlined above to
Acknowledge: The receiver always generates the acknowledge. In the case of a single read, the master-receiver does not generate
Master-Transmitter, Slave-Receiver (Master transmits slave address)
Master-Transmitter, Slave-Receiver (Master transmits slave address)
Start Condition
Master-Transmitter, Slave-Receiver (Master transmits slave address)
bit7
bit7
bit7
bit6
bit6
bit6
indicate cycle Start/Stop.
an ACK so that it can generate the Stop condition (as indicated above).
bit5
bit5
bit5
bit4
bit4
bit4
bit3
bit3
bit3
bit2
bit2
bit2
bit1
bit1
bit1
Read Cycle(burst)
Single-Read Cycle
R/W
R/W
R/W
Write Cycle
ACK Cycle: Slave
ACK Cycle: Slave
ACK Cycle: Slave
bit7
bit7
bit7
Master-Receiver, Slave-Transmitter (Slave transmits data to master)
Master-Receiver, Slave-Transmitter (Slave transmits data to master)
Master-Transmitter, Slave-Receiver (Master transmits data to slave)
bit6
bit6
bit6
bit5
bit5
bit5
bit4
bit4
bit4
bit3
bit3
bit3
bit2
bit2
bit2
bit1
bit1
bit1
ACK Cycle: Master
bit0
bit0
bit0
ACK Cycle: Master
ACK Cycle: Slave
Stop Condition
Stop Condition
bit7
Related parts for L64704
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Mpeg-2 Audio/video Decoder
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Satellite Receiver
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Tuner/receiver Chipset
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Tuner And Satellite Receiver Chipset Data Sheet 2/01
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Smatv Qam Encoder
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
DVB Qam Modulator
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Dvb-t Cofdm Demodulator Technical Manual 2/00
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
16-Bit HCMOS Multiplier / Accumulators
Manufacturer:
LSI Logic Corporation
Part Number:
Description:
Transport with Embedded CPU and Control
Manufacturer:
LSI Logic Corporation
Part Number:
Description:
32-Bit HCMOS IEEE Floating-Point Processor
Manufacturer:
LSI Logic Corporation
Part Number:
Description:
Controllers, Transport Controller with Embedded MIPS CPU (TR4101)
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Variable-Length Video Shift Registers
Manufacturer:
LSI Logic Corporation