MPC8358E Freescale Semiconductor, MPC8358E Datasheet - Page 31
![no-image](/images/manufacturer_photos/0/2/262/freescale_semiconductor_sml.jpg)
MPC8358E
Manufacturer Part Number
MPC8358E
Description
(MPC8358E / MPC8360E) PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications
Manufacturer
Freescale Semiconductor
Datasheet
1.MPC8358E.pdf
(112 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MPC8358ECVRADDDA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8358ECVRAGDDA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8358ECVRAGDGA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8358ECVVADDE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8358ECVVADDEA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8358EVRAGDDA
Manufacturer:
MICRON
Quantity:
3 183
Company:
Part Number:
MPC8358EVRAGDGA
Manufacturer:
FREESCAL
Quantity:
748
www.DataSheet4U.com
Figure 11
8.2.2.2
Table 30
Figure 12
Freescale Semiconductor
At recommended operating conditions with LV
MPC8360E/MPC8358E PowerQUICC™ II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 2
RX_CLK clock period 10 Mbps
RX_CLK clock period 100 Mbps
RX_CLK duty cycle
RXD[3:0], RX_DV, RX_ER setup time to RX_CLK
RXD[3:0], RX_DV, RX_ER hold time to RX_CLK
RX_CLK clock rise time, VIL(min) to VIH(max)
RX_CLK clock fall time, VIH(max) to VIL(min)
Note:
1. The symbols used for timing specifications herein follow the pattern of t
(reference)(state)
symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to
the t
(GR) with respect to the time data input signals (D) went invalid (X) relative to the t
the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three
letters representing the clock of a particular functional. For example, the subscript of t
receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
provides the MII receive AC timing specifications.
MRX
provides the AC test load.
shows the MII transmit AC timing diagram.
MII Receive AC Timing Specifications
clock reference (K) going to the high (H) state or setup time. Also, t
TXD[3:0]
TX_CLK
TX_EN
TX_ER
Parameter/Condition
for inputs and t
Output
Table 30. MII Receive AC Timing Specifications
(first two letters of functional block)(reference)(state)(signal)(state)
Figure 11. MII Transmit AC Timing Diagram
t
MTXH
DD
/ OV
t
MTX
DD
Z
Figure 12. AC Test Load
0
of 3.3 V ± 10%.
= 50 Ω
t
t
MRXH
Symbol
MTKHDX
UCC Ethernet Controller: Three-Speed Ethernet, MII Management
t
t
t
MTXF
MRDXKH
MRDVKH
t
t
t
t
MRXR
MRXF
MRX
MRX
/t
MRX
1
R
t
(first two letters of functional block)(signal)(state)
L
MTXR
= 50 Ω
10.0
10.0
Min
1.0
1.0
35
—
—
MRDXKL
for outputs. For example, t
MRX
symbolizes MII receive timing
LV
MRX
Typ
400
40
—
—
—
—
—
clock reference (K) going to
DD
/2
represents the MII (M)
Max
4.0
4.0
65
—
—
—
—
MRDVKH
Unit
ns
ns
ns
ns
ns
ns
%
31