MPC8358E Freescale Semiconductor, MPC8358E Datasheet - Page 97
![no-image](/images/manufacturer_photos/0/2/262/freescale_semiconductor_sml.jpg)
MPC8358E
Manufacturer Part Number
MPC8358E
Description
(MPC8358E / MPC8360E) PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications
Manufacturer
Freescale Semiconductor
Datasheet
1.MPC8358E.pdf
(112 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MPC8358ECVRADDDA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8358ECVRAGDDA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8358ECVRAGDGA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8358ECVVADDE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8358ECVVADDEA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8358EVRAGDDA
Manufacturer:
MICRON
Quantity:
3 183
Company:
Part Number:
MPC8358EVRAGDGA
Manufacturer:
FREESCAL
Quantity:
748
www.DataSheet4U.com
The QE VCO frequency is derived from the following equations:
22.4
To simplify the PLL configurations, the device might be separated into two clock domains. The first
domain contains the CSB PLL and the core PLL. The core PLL is connected serially to the CSB PLL, and
has the csb_clk as its input clock. The second clock domain has the QUICC Engine PLL. The clock
domains are independent, and each of their PLLs are configured separately. Both of the domains has one
common input clock.
and illustrates each of the clock domains separately. Any combination of clock domains setting with same
input clock are valid. Refer to
device.
Freescale Semiconductor
Conf
No.
s10
s11
s12
s13
s14
s15
s1
s2
s3
s4
s5
s6
s7
s8
s9
MPC8360E/MPC8358E PowerQUICC™ II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 2
1
ce_clk = (primary clock input × CEPMF) ÷ (1 + CEPDF)
QE VCO Frequency = ce_clk × VCO divider × (1 + CEPDF)
SPMF
0100
0100
0101
0101
0110
0110
0111
0111
0111
1000
1000
1000
1001
1001
1001
Suggested PLL Configurations
The VCO divider (RCWL[CEVCOD]) must be set properly so that the QE
VCO frequency is in the range of 600–1400 MHz. The QE frequency is not
restricted by the CSB and core frequencies. The CSB, core, and QE
frequencies should be selected according to the performance requirements.
0000100
0000101
0000100
0000101
0000100
0000110
0000011
0000100
0000101
0000011
0000100
0000101
0000010
0000011
0000100
CORE
PLL
Table 76
CEPMF
æ
æ
æ
æ
æ
æ
æ
æ
æ
æ
æ
æ
æ
æ
æ
Section 22,
shows suggested PLL configurations for 33 MHz and 66 MHz input clocks
Table 76. Suggested PLL Configurations
CEPDF
33 MHz CLKIN / PCI_SYNC_IN Options
æ
æ
æ
æ
æ
æ
æ
æ
æ
æ
æ
æ
æ
æ
æ
“Clocking,” for the appropriate operating frequencies for your
Clock Freq
(MHz)
Input
33
33
33
33
33
33
33
33
33
33
33
33
33
33
33
NOTE
CSB Freq
(MHz)
133
133
166
166
200
200
233
233
233
266
266
266
300
300
300
Core Freq
(MHz)
266
333
333
416
400
600
350
466
583
400
533
667
300
450
600
Freq (MHz)
Engine
QUICC
(MHz)
400
∞
∞
∞
∞
∞
∞
∞
(MHz)
533
∞
∞
∞
∞
∞
∞
∞
∞
∞
∞
∞
Clocking
(MHz)
667
∞
∞
∞
∞
∞
∞
∞
∞
∞
∞
∞
∞
∞
∞
∞
97