MPC8358E Freescale Semiconductor, MPC8358E Datasheet - Page 51
![no-image](/images/manufacturer_photos/0/2/262/freescale_semiconductor_sml.jpg)
MPC8358E
Manufacturer Part Number
MPC8358E
Description
(MPC8358E / MPC8360E) PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications
Manufacturer
Freescale Semiconductor
Datasheet
1.MPC8358E.pdf
(112 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MPC8358ECVRADDDA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8358ECVRAGDDA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8358ECVRAGDGA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8358ECVVADDE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8358ECVVADDEA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8358EVRAGDDA
Manufacturer:
MICRON
Quantity:
3 183
Company:
Part Number:
MPC8358EVRAGDGA
Manufacturer:
FREESCAL
Quantity:
748
www.DataSheet4U.com
11.1
Table 44
11.2
Table 45
Freescale Semiconductor
At recommended operating conditions with OV
All values refer to V
MPC8360E/MPC8358E PowerQUICC™ II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 2
Input high voltage level
Input low voltage level
Low level output voltage
Output fall time from V
bus capacitance from 10 to 400 pF
Pulse width of spikes which must be suppressed
by the input filter
Capacitance for each I/O pin
Input current
(0 V ≤V
Notes:
1. Output voltage (open drain or open collector) condition = 3 mA sink current.
2. C
3. Refer to the MPC8360E Integrated Communications Processor Reference Manual, Rev. 2 for information on the
4. I/O pins will obstruct the SDA and SCL lines if OV
SCL clock frequency
Low period of the SCL clock
High period of the SCL clock
Setup time for a repeated START condition
Hold time (repeated) START condition (after this period, the
first clock pulse is generated)
Data setup time
Data hold time:
Rise time of both SDA and SCL signals
digital filter used.
B
provides the DC electrical characteristics for the I
= capacitance of one bus line in pF.
provides the AC timing parameters for the I
I
I
IN
2
2
C AC Electrical Specifications
C DC Electrical Characteristics
≤ OV
IH
(min) and V
DD
)
Parameter
IH
Parameter
(min) to V
IL
(max) levels (see
CBUS compatible masters
Table 44. I
Table 45. I
IL
(max) with a
DD
of 3.3 V ± 10%.
Table
I
2
C bus devices
2
2
C DC Electrical Characteristics
C AC Electrical Specifications
44).
DD
Symbol
t
t
I2KLKV
I2KHKL
V
V
V
C
I
is switched off.
OL
IN
IH
IL
I
2
C interface of the device.
Symbol
t
t
t
t
I2SVKH
I2DVKH
I2SXKL
I2DXKL
20 + 0.1 × C
t
t
t
f
I2CH
I2CR
I2CL
0.7 × OV
I2C
2
C interface of the device.
–0.3
Min
—
—
1
0
0
DD
20 + 0.1 C
B
Min
100
1.3
0.6
0.6
0.6
0
—
0
OV
0.3 × OV
2
DD
Max
±10
250
0.4
b
50
10
4
+ 0.3
DD
0.9
Max
400
300
—
—
—
—
—
—
Unit
pF
μA
3
ns
ns
V
V
V
Notes
Unit
kHz
μs
μs
μs
μs
νσ
μs
ns
1
2
3
4
I
51
2
C