ST72F264G ST Microelectronics, ST72F264G Datasheet - Page 47

• Manufacturer Part Number: ST72F264G
• Description: (ST72F260G - ST72F264G) 8-BIT MCU
• Manufacturer: ST Microelectronics

www.DataSheet4U.com
DataSheet
MISCELLANEOUS REGISTERS (Cont’d)
MISCELLANEOUS REGISTER 2 (MISCR2)
Read /Write
Reset Value: 0000 0000 (00h)
Caution: This register has been provided for com-
patibility with the ST72254 family only. The same
bits are available in the SPICSR register. New ap-
plications must use the SPICSR register. Do not
use both registers, this will cause the SPI to mal-
function.
Bits 7:4 = Reserved always read as 0
Bits 3 = MOD SPI Master Output Disable
This bit is set and cleared by software. When set, it
disables the SPI Master (MOSI) output signal.
0: SPI Master Output enabled.
1: SPI Master Output disabled.
Bit 2 = SOD SPI Slave Output Disable
This bit is set and cleared by software. When set it
disable the SPI Slave (MISO) output signal.
0: SPI Slave Output enabled.
1: SPI Slave Output disabled.
Bit 1 = SSM SS mode selection
This bit is set and cleared by software.
0: Normal mode - the level of the SPI SS signal is
1: I/O mode, the level of the SPI SS signal is read
Bit 0 = SSI SS internal mode
This bit replaces the SS pin of the SPI when the
SSM bit is set to 1. (see SPI description). It is set
and cleared by software.
Table 11. Miscellaneous Register Map and Reset Values
Address
input from the external SS pin.
from the SSI bit.
7
0
(Hex.)
0020h
0040h
4
U
.com
0
MISCR1
Reset Value
MISCR2
Reset Value
Register
0
Label
0
MOD SOD SSM
IS11
7
0
0
IS10
www.DataSheet4U.com
6
0
0
SSI
0
MCO
5
0
0
IS01
4
0
0
ST72260G, ST72262G, ST72264G
MOD
IS00
3
0
0
SOD
CP1
2
0
0
www.DataSheet
www.DataSheet
www.DataSheet
www.DataSheet4U
SSM
CP0
1
0
0
SMS
SSI
47/171
0
0
0
4U
4U.com
4U
.com
.com
.com