LM3S1150-IQC50-A1 Luminary Micro, Inc., LM3S1150-IQC50-A1 Datasheet - Page 112

no-image

LM3S1150-IQC50-A1

Manufacturer Part Number
LM3S1150-IQC50-A1
Description
Microcontroller
Manufacturer
Luminary Micro, Inc.
Datasheet
System Control
Software Reset Control 2 (SRCR2)
Base 0x400F.E000
Offset 0x048
Type R/W, reset 0x00000000
112
Reset
Reset
Type
Type
Bit/Field
31:8
7
6
5
4
3
2
1
0
RO
RO
31
15
0
0
Register 29: Software Reset Control 2 (SRCR2), offset 0x048
Writes to this register are masked by the bits in the Device Capabilities 4 (DC4) register.
RO
RO
30
14
0
0
reserved
GPIOG
GPIOH
GPIOF
GPIOE
GPIOD
GPIOC
GPIOB
GPIOA
Name
RO
RO
29
13
0
0
Luminary Micro Confidential-Advance Product Information
RO
RO
28
12
0
0
reserved
RO
RO
Type
27
11
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
RO
RO
RO
26
10
0
0
Reset
0
0
0
0
0
0
0
0
0
RO
RO
25
0
9
0
Description
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
Reset control for GPIO Port H.
Reset control for GPIO Port G.
Reset control for GPIO Port F.
Reset control for GPIO Port E.
Reset control for GPIO Port D.
Reset control for GPIO Port C.
Reset control for GPIO Port B.
Reset control for GPIO Port A.
RO
RO
24
0
8
0
reserved
GPIOH
R/W
RO
23
0
7
0
GPIOG
R/W
RO
22
0
6
0
GPIOF
R/W
RO
21
0
5
0
GPIOE
R/W
RO
20
0
4
0
GPIOD
R/W
RO
19
0
3
0
GPIOC
R/W
RO
18
0
2
0
June 14, 2007
GPIOB
R/W
RO
17
0
1
0
GPIOA
R/W
RO
16
0
0
0

Related parts for LM3S1150-IQC50-A1