LM3S1150-IQC50-A1 Luminary Micro, Inc., LM3S1150-IQC50-A1 Datasheet - Page 61

no-image

LM3S1150-IQC50-A1

Manufacturer Part Number
LM3S1150-IQC50-A1
Description
Microcontroller
Manufacturer
Luminary Micro, Inc.
Datasheet
6.2
6.3
Table 6-1. System Control Register Map
June 14, 2007
Offset
0x01C
0x000
0x004
0x008
0x010
0x014
0x018
0x030
Name
DID0
DID1
DC0
DC1
DC2
DC3
DC4
PBORCTL
Initialization and Configuration
The PLL is configured using direct register writes to the RCC/RCC2 register. If the RCC2 register
is being used, the USERCC2 bit must be set and the appropriate RCC2 bit/field is used. The steps
required to successfully change the PLL-based system clock are:
1.
2.
3.
4.
5.
Register Map
Table 6-1 on page 61 lists the System Control registers, grouped by function. The offset listed is a
hexadecimal increment to the register’s address, relative to the System Control base address of
0x400F.E000.
Note:
Note:
code. It can determine that it has been restarted from Hibernate mode by inspecting the
Hibernation module registers.
Bypass the PLL and system clock divider by setting the BYPASS bit and clearing the USESYS
bit in the RCC register. This configures the system to run off a “raw” clock source (using the
main oscillator or internal oscillator) and allows for the new PLL configuration to be validated
before switching the system clock to the PLL.
Select the crystal value (XTAL) and oscillator source (OSCSRC), and clear the PWRDN bit in
RCC/RCC2. Setting the XTAL field automatically pulls valid PLL configuration data for the
appropriate crystal, and clearing the PWRDN bit powers and enables the PLL and its output.
Select the desired system divider (SYSDIV) in RCC/RCC2 and set the USESYS bit in RCC. The
SYSDIV field determines the system frequency for the microcontroller.
Wait for the PLL to lock by polling the PLLLRIS bit in the Raw Interrupt Status (RIS) register.
Enable use of the PLL by clearing the BYPASS bit in RCC/RCC2.
Spaces in the System Control register space that are not used are reserved for future or
internal use by Luminary Micro, Inc. Software should not modify any reserved memory
address.
A BV in the Reset column indicates the reset value is a Build Value and part-specific. See
the page number referenced for the reset value description.
Luminary Micro Confidential-Advance Product Information
Type
R/W
RO
RO
RO
RO
RO
RO
RO
0x3F00.BFFF
0x0010.30DF
0x0000.7FFD
0x003F.001F
0x0000.00FF
0x070F.1137
Reset
-
-
Description
Device Identification 0
Device Identification 1
Device Capabilities 0
Device Capabilities 1
Device Capabilities 2
Device Capabilities 3
Device Capabilities 4
Brown-Out Reset Control
LM3S1150 Microcontroller
page
See
63
79
81
82
84
86
88
65
61

Related parts for LM3S1150-IQC50-A1