XC3S250E Xilinx, Inc., XC3S250E Datasheet - Page 77
![no-image](/images/no-image-200.jpg)
XC3S250E
Manufacturer Part Number
XC3S250E
Description
Spartan-3E FPGA Family
Manufacturer
Xilinx, Inc.
Datasheet
1.XC3S250E.pdf
(193 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S250E
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Company:
Part Number:
XC3S250E-4CP132C
Manufacturer:
XILINX
Quantity:
435
Part Number:
XC3S250E-4CP132I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Company:
Part Number:
XC3S250E-4CPG132C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Company:
Part Number:
XC3S250E-4CPG132CS1
Manufacturer:
SANYO
Quantity:
1 000
Functional Description
Similarly, the SPI bus can be expanded to additional SPI
peripherals. Because SPI is a common industry-standard
interface, there are a variety of SPI-based peripherals avail-
able, including analog-to-digital (A/D) converters, digi-
tal-to-analog (D/A) converters, CAN controllers, and
temperature sensors.
The MOSI, DIN, and CCLK pins are common to all SPI
peripherals. Connect the select input on each additional SPI
peripheral to one of the FPGA user I/O pins. If HSWAP = 0
during configuration, the FPGA holds the select line High. If
HSWAP = 1, connect the select line to +3.3V via an external
4.7 kΩ pull-up resistor to avoid spurious read or write oper-
ations. After configuration, drive the select line Low to select
the desired SPI peripheral. Refer to the individual SPI
70
Spartan-3E FPGA
Figure 53: Using the SPI Flash Interface After Configuration
FPGA-based
SPI Master
User-I/O
CSO_B
CCLK
MOSI
To other SPI slave peripherals
DIN
www.xilinx.com
+3.3V
peripheral data sheet for specific interface and communica-
tion protocol requirements.
Daisy-Chaining
If the application requires multiple FPGAs with different con-
figurations, then configure the FPGAs using a daisy chain,
as
(M[2:0] = <0:0:1>) for the FPGA connected to the Platform
Flash PROM and Slave Serial mode (M[2:0] = <1:1:1>) for
all other FPGAs in the daisy-chain. After the master
FPGA—the FPGA on the left in the diagram—finishes load-
ing its configuration data from the SPI Flash PROM, the
master device uses its DOUT output pin to supply data to
the next device in the daisy-chain, on the falling CCLK edge.
shown
SPI Serial Flash PROM
SPI Peripherals
DATA_IN
DATA_OUT
CLOCK
DATA_IN
DATA_OUT
CLOCK
SELECT
SELECT
in
Figure
• A/D Converter
• D/A Converter
• CAN Controller
• Temperature Sensor
• Displays
• Temperature Sensor
• Microcontroller
• ASSP
54.
Configuration
Advance Product Specification
MicroBlaze
User Data
DS312-2 (v1.1) March 21, 2005
FPGA
Use
Code
DS312-2_47_022205
SPI
FFFFF
0
Flash
mode
R