CYNCP80192 Cypress Semiconductor, CYNCP80192 Datasheet - Page 13

• Manufacturer Part Number: CYNCP80192
• Description: Network Database Coprocessor
• Manufacturer: Cypress Semiconductor

SSRAM Present. This field informs the coprocessor whether the associative data SSRAM is connected to the NSE (bit is set to
1; see Figure 13-1) or connected to the network processor SRAM interface (bit is set to 0; see Figure 13-2).
INTR_Polarity. This bit controls the polarity of the INTR/INTR_L signal. When this signal is high, the INTR/INTR_L signal is active
high. When this signal is low, the INTR/INTR_L signal is active low.
Search Result Bit in Data Field. If this bit is set to 1, the Hit or Miss information will be attached to the associative data field in
bit 63. This bit has significance only when associative SSRAM is present (see Result Register 1 for the Search command). This
bit does not replace the hit bit located in Result Register 0.
External Transceiver Present. If an external transceiver is used to drive several NSE devices, this bit should be set to 1.
6.2.2
The error and status register is 64 bits wide. Table 6-4 shows the bit positions of the error status register. The errors shown in
Table 6-5 will be detected by the NDC and the corresponding error bit will be set in the error and status register. Once it is Read,
the error and status register will be cleared.
Error Bits. The error bits field holds the type of error. In the case of multiple errors, multiple error bits may be set. The context
descriptor index will contain the index where the last error occurred. When an error occurs, the error bit is set along with the done
bit in Result Register 0. The class and type of error (soft error [SE] or hard error [HE]) are indicated in the error and status register.
When an error occurs, the INTR signal is asserted and a corresponding error bit is set along with the context descriptor index to
identify the erroneous command. The interrupt signal is programmable as active low or active high depending upon the system
requirement. See the description of the CFG register for further detail.
Table 6-4. Error and Status Register
Table 6-5. Error Codes
Context Descriptor Index. This field identifies the context descriptor that caused the last error condition. In the case of multiple
errors, this field will be overwritten.
DESC_AFULL. This bit indicates that the descriptor array is almost full. When this flag is set, the processor(s) can send only two
more commands to the descriptors. The DESC_AF flag will be cleared if more that two descriptors are available.
DESC_FULL. This bit indicates that the descriptor array is full. When this flag is set, the processor can send no commands to
the descriptor. The DESC_FULL flag is cleared upon Reading the status register.
SE_FULL.
SE. The SE bit indicates that the error is recoverable and that the command has to be reissued.
HE. The HE bit indicates that the error is not recoverable, and that the coprocessor has to be reset and reinitialized by the software
before further operations are attempted.
6.2.3
The mask register is 64 bits wide. The bits in this field can be used to mask the INTR generated by any of the bits set in the error
and status register. Setting the bits in this register causes the interrupt to be masked. The default value in the mask register is
FFFFFFFF (lower 32 bits only).
Note:
Document #: 38-02043 Rev. *B
8.
Reserved
63–32
SE_FULL may be altered as a result of executing a Learn or Write command by the NSE. This flag will be cleared upon reading the status register.
Error and Status Register
Mask Register
Error Bit
[8]
0
1
2
3
4
5
6
7
This bit indicates that the table in the NSE is full.
HE
31
SE
30
Invalid Command (SE)
Reserved
Reserved
Search or Learn size invalid (i.e., 11 in search size field is not allowed) (SE)
NSE access time out (HE)
Reserved
Reserved
Reserved
SE_FULL
29
DESC_FULL
28
DESC_AFULL
27
Error Description
Reserved
26–13
Context Desc Index
12–8
CYNCP80192
Page 13 of 42
Error Bits
7–0