ds26524 Maxim Integrated Products, Inc., ds26524 Datasheet - Page 30
![no-image](/images/no-image-200.jpg)
ds26524
Manufacturer Part Number
ds26524
Description
Ds26524 Quad T1/e1/j1 Transceiver
Manufacturer
Maxim Integrated Products, Inc.
Datasheet
1.DS26524.pdf
(273 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ds26524G+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Company:
Part Number:
ds26524G+
Manufacturer:
Toshiba
Quantity:
972
Company:
Part Number:
ds26524GA5+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Company:
Part Number:
ds26524GN+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Company:
Part Number:
ds26524GN+
Manufacturer:
Maxim
Quantity:
40
Figure 8-2. Device Interrupt Information Flow Diagram
Receive Remote Alarm Indication Clear
Receive Alarm Condition Clear
Receive Loss of Signal Clear
Receive Loss of Frame Clear
Receive Remote Alarm Indication
Receive Alarm Condition
Receive Loss of Signal
Receive Loss of Frame
Receive Signal All Ones
Receive Signal All Zeros
Receive CRC-4 Multiframe
Receive Align Frame
Loss of Receive Clock Clear/Loss of Receive Clock Clear
Spare Code Detected Condition Clear
Loop-Down Code Clear/V52 Link Clear
Loop-Up Code Clear/Receive Distant MF Alarm Clear
Loss of Receive Clock/Loss of Receive Clock
Spare Code Detect
Loop-Down Detect/V52 Link Detect
Loop-Up Detect/Receive Distant MF Alarm Detect
Receive Elastic Store Full
Receive Elastic Store Empty
Receive Elastic Store Slip
Receive Signaling Change of State (Enable in RSCSE1:4)
One-Second Timer
Timer
Receive Multiframe
Receive FIFO Overrun
Receive HDLC Opening Byte
Receive Packet End
Receive Packet Start
Receive Packet High Watermark
Receive FIFO Not Empty
Receive RAI-CI
Receive AIS-CI
Receive SLC-96 Alignment
Receive FDL Register Full
Receive BOC Clear
Receive BOC
Transmit Elastic Store Full
Transmit Elastic Store Empty
Transmit Elastic Store Slip
Transmit SLC-96 Multiframe
Transmit Pulse Density Violation/Transmit Align Frame
Transmit Multiframe
Loss of Transmit Clock Clear
Loss of Transmit Clock
Transmit FDL Register Empty
Transmit FIFO Underrun
Transmit Message End
Transmit FIFO Below Low Watermark
Transmit FIFO Not Full Set
—
—
Loss of Frame
Loss of Frame Synchronization
Jitter Attenuator Limit Trip Clear
Open-Circuit Detect Clear
Short-Circuit Detect Clear
Loss of Signal Detect Clear
Jitter Attenuator Limit Trip
Open-Circuit Detect
Short-Circuit Detect
Loss of Signal Detect
BERT Bit-Error Detected
BERT Bit Counter Overflow
BERT Error Counter Overflow
BERT Receive All Ones
BERT Receive All Zeros
BERT Receive Loss of Synchronization
BERT in Synchronization
7
6
5
4
3
2
1
0
3
2
1
0
7
6
5
4
3
2
1
0
7
6
5
3
2
1
0
5
4
3
2
1
0
5
4
3
2
1
0
7
6
5
4
3
2
1
0
4
3
2
1
0
—
—
1
0
7
6
5
4
3
2
1
0
6
5
4
3
2
1
0
30 of 273
0
1
2
3
4
5
2
1
INTERRUPT MASK
INTERRUPT
REGISTERS
REGISTERS
STATUS
DRAWING LEGEND:
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
REGISTER NAME
REGISTER NAME