mt48lc16m16a2 Micron Semiconductor Products, mt48lc16m16a2 Datasheet - Page 40
mt48lc16m16a2
Manufacturer Part Number
mt48lc16m16a2
Description
256mb X4, X8, X16 Sdram
Manufacturer
Micron Semiconductor Products
Datasheet
1.MT48LC16M16A2.pdf
(62 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT48LC16M16A2
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
mt48lc16m16a2-6A
Manufacturer:
N/A
Quantity:
20 000
Company:
Part Number:
mt48lc16m16a2-75D
Manufacturer:
MICRON
Quantity:
5 530
Part Number:
mt48lc16m16a2-75D
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
mt48lc16m16a2-75IT
Manufacturer:
MICRON/美光
Quantity:
20 000
Company:
Part Number:
mt48lc16m16a2-7EC
Manufacturer:
MICRON
Quantity:
415
Company:
Part Number:
mt48lc16m16a2-7ED
Manufacturer:
XILINX
Quantity:
201
Company:
Part Number:
mt48lc16m16a2B4-6A AAT:G
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
mt48lc16m16a2B4-6A IT:G
Manufacturer:
MICRON/美光
Quantity:
20 000
Company:
Part Number:
mt48lc16m16a2B4-6A XIT:G
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Company:
Part Number:
mt48lc16m16a2B4-6A:G
Manufacturer:
MICRON
Quantity:
735
Company:
Part Number:
mt48lc16m16a2B4-6A:GTR
Manufacturer:
MICRON
Quantity:
1 000
TIMING PARAMETERS
*CAS latency indicated in parentheses.
NOTE: 1. The mode register may be loaded prior to the AUTO REFRESH cycles if desired.
256Mb: x4, x8, x16 SDRAM
256MSDRAM_E.p65 – Rev. E; Pub. 3/02
A0-A9, A11, A12
SYMBOL*
t
t
t
t
t
t
t
DQML, DQMU
AH
AS
CH
CL
CK (3)
CK (2)
CKH
COMMAND
BA0, BA1
DQM/
2. If CS is HIGH at clock HIGH time, all commands applied are NOP, with CKE a “Don’t Care.”
3. JEDEC and PC100 specify three clocks.
4. Outputs are guaranteed High-Z after command is issued.
5. A12 should be a LOW at
CKE
A10
DQ
CK
MIN
T = 100µs
0.8
1.5
2.5
2.5
7.5
0.8
(
(
(
(
(
(
(
)
(
(
)
(
)
(
)
(
)
(
)
(
)
7
)
)
)
)
)
)
)
Power-up:
V
CLK stable
(
(
(
(
(
(
(
)
(
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
MIN
DD
and
t CKS
t CMS
-7E
T0
NOP
MAX
t CKH
High-Z
t CMH
SINGLE BANK
ALL BANKS
t CK
PRECHARGE
MIN
BANKS
T1
INITIALIZE AND LOAD MODE REGISTER
0.8
1.5
2.5
2.5
7.5
0.8
10
t
ALL
P + 1.
t RP
Precharge
all banks
-75
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
MAX
Tn + 1
REFRESH
AUTO
t CH
AUTO REFRESH
t RFC
UNITS
ns
ns
ns
ns
ns
ns
ns
NOP
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
NOP
40
t CL
To + 1
REFRESH
SYMBOL*
t
t
t
t
t
t
AUTO
CKS
CMH
CMS
MRD
RFC
RP
AUTO REFRESH
3
t RFC
Micron Technology, Inc., reserves the right to change products or specifications without notice.
NOP
(
(
(
(
(
(
MIN
(
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
(
(
(
(
(
(
1.5
0.8
1.5
(
(
)
(
)
(
)
(
)
(
)
(
)
66
15
)
)
)
)
)
)
)
2
NOP
-7E
t AS
t AS
MAX
256Mb: x4, x8, x16
LOAD MODE
Tp + 1
2
REGISTER
CODE
CODE
t AH
t AH
Program Mode Register
5
MIN
1.5
0.8
1.5
66
20
t MRD
2
Tp + 2
NOP
-75
©2002, Micron Technology, Inc.
MAX
SDRAM
1, 3, 4
Tp + 3
ACTIVE
BANK
ROW
ROW
DON’T CARE
UNDEFINED
UNITS
t
ns
ns
ns
CK
ns
ns